## Key to Midterm Exam S4 Computer Architecture

Duration: 1 hr 30 min

#### Write answers only on the answer sheet.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0002 A0 = \$00005000 PC = \$00006000 D1 = \$12340004 A1 = \$00005008 D2 = \$FFFFFF2 A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> <u>the smallest one</u>.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$87654321,d7
next1	moveq.l cmpi.w bgt moveq.l	#\$ff,d7 next2
next2		d7,d2 #4,d2 #4,d2 d2 #8,d2
next3	clr.l move.l	d3 d7,d0
loop3	addq.l subi.b bne	#1,d3
next4	clr.l move.l	d4 d7,d0
loop4		<pre>#1,d4 d0,loop4 ; DBRA = DBF</pre>

## Exercise 4 (11 points)

#### All questions in this exercise are independent. **Except for the output registers, none of the data or ad**-<u>dress registers must be modified when the subroutine returns</u>.

The aim of this exercise is to make a background fade out. That is to say, to make the background color gradually turn black.

A color is made up of three primary colors:

- The primary red color.
- The primary green color.
- The primary blue color.

These three primary colors are encoded in a 32-bit word: 00RRGGBB<sub>16</sub>

- RR represents the primary red color (8-bit unsigned integer between 0<sub>16</sub> and FF<sub>16</sub>).
- GG represents the primary green color (8-bit unsigned integer between 0<sub>16</sub> and FF<sub>16</sub>).
- BB represents the primary blue color (8-bit unsigned integer between 0<sub>16</sub> and FF<sub>16</sub>).

For instance:

- If the background color is 002B048D<sub>16</sub>, the value of its primary red color is 2B<sub>16</sub>, that of its primary green color is 04<sub>16</sub> and that of its primary blue color is 8D<sub>16</sub>.
- The encoded value of the black color is 0000000<sub>16</sub>.
- The encoded value of the white color is 00FFFFF<sub>16</sub>.
- 1. To begin with, write the **Decrement** subroutine that decrements an 8-bit unsigned integer by limiting its minimum value to zero.

Inputs: **D0.B** holds an 8-bit unsigned integer.

**D1.B** holds an 8-bit unsigned integer.

<u>Output</u>: **D0.B** = **D0.B** – **D1.B** if the result is not negative. **D0.B** = 0 if **D0.B** – **D1.B** is negative.

Be careful. The Decrement subroutine must contain 4 lines of instructions at the most (RTS included).

2. By using the **Decrement** subroutine, write the **Darker** subroutine that decrements the three primary colors (red, green and blue) of a color and that limits each of them to zero.

Inputs: **D0.L** holds a 32-bit encoded color (00RRGGBB<sub>16</sub>).

**D1.B** holds an 8-bit unsigned integer.

<u>Output</u>: **D0.L** returns the new color whose each primary color has been decremented by **D1.B**. When a primary color has reached zero, it remains at zero.

For instance:

Main			-			\$000C0306
	move.b	#4,d1	;	D1.B	=	\$04
	jsr	Darker				\$00080002
	jsr	Darker	;	D0.L	=	\$00040000
	jsr	Darker	;	D0.L	=	\$00000000
	jsr	Darker	;	D0.L	=	\$0000000

# Be careful. The Darker subroutine must contain 7 lines of instructions at the most and you can use the JSR, ROR, SWAP and RTS instructions only.

3. The graphics card uses the 32-bit encoded value held in the BackgroundColor memory location. As soon as this value is changed, the background color on the screen is modified accordingly. We want this color to go black gradually.

By using the **Darker** subroutine, write the **FadeOut** subroutine that gradually decrements the three primary colors (red, green and blue) to pitch-black.

Input: **A0.L** points to the memory location that holds the 32-bit encoded color to modify.

Output:The color held in the memory location pointed at by A0.L is modified.Each primary color of the 32-bit encoded color is decremented one by one.

For instance, let us consider the following main program:

Main	lea jsr	BackgroundColor, <mark>a0</mark> FadeOut
	; ;	
BackgroundColor	dc.l	\$0043021B

It will modify the contents of BackgroundColor as shown on the table below. Each line of this table corresponds to an iteration of a loop.

BackgroundColor	
\$0043021B	$\leftarrow$ Initial color
\$0042011A	
\$00410019	
\$00400018	
:	
\$002A0002	
\$00290001	
\$00280000	
\$00270000	
:	
\$00020000	
\$00010000	
\$0000000	$\leftarrow$ Black color

#### Note:

The execution time of an iteration is not to be taken into account in this exercise (if the fade-out effect is too fast, it will be easy to slow it down).

#### Be careful. The FadeOut subroutine must contain 8 lines of instructions at the most (RTS included).

#### Computer Architecture – EPITA – S4 – 2022/2023

EAS	/68	K Quic	k Ref	fer	en	ce	v1.	8	htt	o://wwv	w.wo	Nam	ep.co	m/EAS	- こ v68	K.htm Copyrigh	t © 2004-2007 By: Chuck Kelly
Opcode			CCR	_								_		placemen	-	Operation	Description
ohrone	BWL	s,d	XNZVC			(An)	(An)+	-(Ап)						(i,PC,Rn)		oheranni	Description
ABCD	B	Dy,Dx	*U*U*	B	-	-	-	-	-	-	-	-	-	-	-	Dy <sub>in</sub> + Dx <sub>in</sub> + X → Dx <sub>in</sub>	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	_	в	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD <sup>4</sup>	BWL		****	в	8	S	S	S	S	S	S	8	S	8	s <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
	5	Dn,d		B	d <sup>4</sup>	ď	d	d	d	d	ď	ď	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA <sup>4</sup>	WL	s,An		5	е	5	S	S	S	S	5	5	S	s	8	s + An → An	Add address (.W sign-extended to .L)
ADDI <sup>4</sup>		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	s	$\#n + d \rightarrow d$	Add immediate to destination
ADDQ <sup>4</sup>	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	E	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
	2	-(Ay),-(Ax)		-	-	-	-	в	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND <sup>4</sup>	BWL	s,Dn	-**00	в	-	8	S	S	s	S	S	8	S	S	s <sup>4</sup>	s AND Dn $\rightarrow$ Dn	Logical AND source to destination
		Dn,d		Е	-	d	d	d	d	d	d	d	-	-	-	Dn AND d $\rightarrow$ d	(ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d $\rightarrow$ d	Logical AND immediate to destination
ANDI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL		Dx,Dy	*****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sup>3</sup>	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address $\rightarrow$ PC	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	вI	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	NDT(bit n of d)→ bit n of d	invert the bit in d
BCLR	ΒL	Dn,d	*	ВI	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) $\rightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	D $\rightarrow$ bit number of d	clear the bit in d
BRA	B₩³	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	ΒL	Dn,d	*	в	-	d	d	d	d	d	d	d	-	-	-	NDT( bit n of d ) → Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	1 → bit n of d	set the bit in d
BSR	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP); address \rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	ΒL	Dn,d	*	вI	-	d	d	d	d	d	d	d	d	d	-	NDT( bit Dn of d ) $\rightarrow$ Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	d	d	d	d	d	d	d	S	NDT(bit #n of d ) $\rightarrow$ Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*บบบ	е	-	8	S	S	S	S	S	S	S	S	8	if Dn <d dn="" or="">s then TRAP</d>	Compare Dn with D and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	□→d	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	_****	е	s <sup>4</sup>	8	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn – s	Compare Dn to source
CMPA <sup>4</sup>	WL	s,An	_****	8	е	8	S	S	S	S	S	S	S	S	S	set CCR with An – s	Compare An to source
CMPI <sup>4</sup>		#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	s	set CCR with d - #n	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	_****	-	-	-	B	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay): Increment Ax and Ay
DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	10	-	-	-	if cc false then { Dn-1 $ ightarrow$ Dn	Test condition, decrement and branch
																if Dn <> -1 then addr $\rightarrow$ PC }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	В	-	8	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
DIVU	W	s,Dn	-***0	В	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EDR <sup>4</sup>	BWL	Dn,d	-**00	В	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	Dn XDR d $\rightarrow$ d	Logical exclusive DR Dn to destination
EDRI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	8	#n XDR d → d	Logical exclusive DR #n to destination
EDRI <sup>4</sup>	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EDRI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-		-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		е	Е	-	-	-	-	-	-	-	-	-	-	register $\leftarrow  ightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	Dn.B → Dn.W   Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	1d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	в	8	-	-	S	S	S	8	S	S	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-		-	-	-	An $\rightarrow$ -(SP); SP $\rightarrow$ An;	Create local workspace on stack
																$SP + #n \rightarrow SP$	(negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	в	-	-	-	-	-	-	-	-	-	-	-	X	Logical shift Dy, Dx bits left/right
LSR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	r► X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
MOVE <sup>4</sup>		s,d	-**00	в	s <sup>4</sup>	B	В	B	В	B	В	B	S	8			Move data from source to destination
MOVE	W	s,CCR		8	-	8	S	S	S	S	8	8	S	S		$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	8	-	5	S	S	S	S	S	8	S	S		$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP $\rightarrow$ An	Move User Stack Pointer to An (Privileged)
		An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ USP	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn		(An)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.l	(i,PC)	(i,PC,Rn)	#n		
					· · · ·		,,									L	

								L								4 – 2022/2023	••
Upcode			LLK XNZVC		_									placemen	_	Uperation	Vescription
MENT 14	BWL	s,d	XNZVC			(An)	(An)+			(i,An,Rn)							
MOVEA <sup>4</sup>		s,An		8	B	S	5	S	S	S	S	S	8	8	S	$s \rightarrow An$	Move source to An (MOVE s,An use MOVEA)
MOVEM <sup>4</sup>	WL	Rn-Rn,d		-	-	d		d	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory
MOVED	1471	s,Rn-Rn		-	-	S	5	-	S	8	S	S	S	8	-	$s \rightarrow \text{Registers}$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		8	-	-		-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A)$	Move Dn to/from alternate memory bytes
MOVEQ <sup>4</sup>		(i,An),Dn #= D=	-**00	d d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MULS	111 1117	#n,Dn s,Dn	-**00	-	-	-	-	-	-	-	-	-	-	-		#n → Dn ±16bit s * ±16bit Dn → ±Dn	Move sign extended 8-bit #n to Dn
MULU	W	s,un s,Dn	-**00	B	-	8	8	8	8	8	8	8	S	S		16 bit s * 16 bit Dn $\rightarrow$ Dn	Multiply signed 16-bit; result: signed 32-bit
NBCD	W B		*U*U*	e d	-	s d	8	2	s d	8	2	s d	5 -	8	8		Multiply unsig'd 16-bit; result: unsig'd 32-bit
	-	d	*****	-	-	-	d	d	-	b	d	-		-	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG NEGX		d	*****	d	-	d	d	d	d	d	d	d	-	-	-	D-d→d	Negate destination (2's complement)
	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	D-d-X→d	Negate destination with eXtend
NDP	-	1	-**00	-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	$NOT(d) \rightarrow d$	Logical NDT destination (I's complement)
DR <sup>4</sup>	BWL	s,Dn	-^^00	B	-	S	S	S	S	S	S	S	8	S		s DR Dn $\rightarrow$ Dn	Logical DR
<b>DDI</b> 4	-	Dn,d	-**00	B	-	d	d	d	d	d	d	d	-	-	-	$\frac{\text{Dn } \text{DR } \text{d} \rightarrow \text{d}}{\text{d}}$	(ORI is used when source is #n)
DRI <sup>4</sup>		#n,d		d	-	d	d	d	d	d	d	d	-	-		$\#n \ DR \ d \rightarrow d$	Logical DR #n to destination
DRI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		$\#_n \text{ DR CCR} \rightarrow \text{CCR}$	Logical DR #n to CCR
DRI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	-	$\#_{n} \text{ DR } SR \rightarrow SR$	Logical DR #n to SR (Privileged)
PEA	L	8		-	-	S	-	-	S	S	8	S	S	S	-	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	B	-	-	-	Ξ	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
RDR		#п,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
RDXL	RML	Dx,Dy	***0*	B	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#п,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
DTC	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)^{+} \rightarrow CCR, (SP)^{+} \rightarrow PC$	Return from subroutine and restore CCR
RTS			 *U*U*	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow PC$	Return from subroutine
SBCD	B	Dy,Dx	*0*0*	B	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	B	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then its $\rightarrow$ d	If cc true then d.B = 11111111
																else D's → d	else d.B = 00000000
STDP	DW	#n	=====	-	-	-	-	-	-	-	-	-	-	-	S A	$\#n \rightarrow SR; STDP$	Move #n to SR, stop processor (Privileged)
SUB <sup>4</sup>	BWL		*****	В	S 14	S	S	S	S	S	S	S	S		s <sup>4</sup>	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
DUD+ 4	1471	Dn,d		B	d <sup>4</sup>	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA <sup>4</sup>		s,An	****	8	B	S	S	8	S	S	8	S	8	2		An - s → An	Subtract address (.W sign-extended to .L)
SUBI <sup>4</sup>		#n,d	*****	d	-	d	d	d	d	d	d	d	-	-		d-#n → d	Subtract immediate from destination
SUBQ <sup>4</sup>		#n,d		d	d	d	d	d	d	d	d	d	-	-	S	d-#n→d	Subtract quick immediate (#n range: 1 to 8)
ZUBX	BWL	Dy,Dx	****	В	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
DWAR		-(Ay),-(Ax)	4400	-	-	-	-	B	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00		-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) $\rightarrow$ PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	u	-	d	d	d	d	d	d	d	-	-	-	test d $\rightarrow$ CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An $\rightarrow$ SP; (SP)+ $\rightarrow$ An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	ndition Tests (+ D	IR, <b>1</b> NDT, e	€XDI	R; " Unsigned, " Alte	rnate cc )
CC	Condition	Test	CC	Condition	Test
T	true	1	VC	overflow clear	١V
F	false	0	٨Z	overflow set	٧
HI⁰	higher than	!(C + Z)	PL	plus	IN .
LSu	lower or same	C + Z	MI	minus	N
HS", CC°	higher or same	10	GE	greater or equal	!(N⊕V)
LD", CS*	lower than	C	LT	less than	(N ⊕ V)
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]
EQ	equal	Z	LE	less or equal	(N ⊕ V) + Z
Revised b	by Peter Csasza	ar, Lawrei	nce -	Fech University -	- 2004-2006

- An Address register (16/32-bit, n=0-7)
- On Data register (8/16/32-bit, n=D-7)
- Rn any data or address register
- Source, **d** Destination s
- Either source or destination B
- Immediate data, i Displacement #n
- BCD Binary Coded Decimal
- ↑ 1 Effective address
- Long only; all others are byte only 2
  - Assembler calculates offset
  - not affected, O cleared, 1 set, U undefined
  - Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
  - Assembler automatically uses A, I, D or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

\* set according to operation's result,  $\equiv$  set directly

USP User Stack Pointer (32-bit)

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

3

4

Last name: ...... Group: ...... First name: .....

## ANSWER SHEET TO BE HANDED IN

#### Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L 20498,-(A2)	\$005008 C9 10 11 C8 <b>01 80 42 1A</b>	A2 = \$0000500C
MOVE.W -6(A1),-18(A2,D0.W)	\$005000 <b>18 B9</b> 18 B9 E7 21 48 C0	No change
MOVE.B 5(A2),\$14(A0,D2.L)	\$005000 54 AF 18 B9 E7 21 <b>1A</b> C0	No change

#### Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	Ν	Z	V	С
\$70 + \$?	8	\$10	1	0	1	0
\$70000000 + \$?	32	\$8000000	1	0	0	0

#### Exercise 3

3	ne execution of the program. lecimal representation.
D1 = \$00000001	D3 = \$00000003
<b>D2</b> = \$21765403	<b>D4</b> = \$00004322

## <u>Exercise 4</u>

Decrement	sub.b bhs	d1,d0 \quit	
	clr.b	d0	
\quit	rts		
Darker	jsr	Decrement	
Darker	jsr ror.l jsr	Decrement #8,d0 Decrement	

FadeOut	movem.l d0/d1,-(a7)	
	move.l (a0),d0 move.b #1,d1	
∖lоор	jsr Darker	
	move.l d0,(a0) bne \loop	
	movem.l (a7)+,d0/d1	
	rts	

swap

rts

d0