

# Midterm Exam S4

## Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

**Exercise 1 (3 points)**

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values:      D0 = \$FFFF0002    A0 = \$00005000    PC = \$00006000  
                           D1 = \$12340004    A1 = \$00005008  
                           D2 = \$FFFFFFF2    A2 = \$00005010

\$005000	54 AF 18 B9 E7 21 48 C0
\$005008	C9 10 11 C8 D4 36 1F 88
\$005010	13 79 01 80 42 1A 2D 49

**Exercise 2 (2 points)**

Complete the table shown on the [answer sheet](#). Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). **If multiple answers are possible, choose the smallest one.**

**Exercise 3 (4 points)**

Let us consider the following program. Complete the table shown on the [answer sheet](#).

Main	move.l    #87654321,d7
next1	moveq.l #1,d1 cmpl.w #ff,d7 bgt     next2 moveq.l #2,d1
next2	move.l    d7,d2 lsl.l     #4,d2 ror.w     #4,d2 swap     d2 rol.l     #8,d2
next3	clr.l     d3 move.l    d7,d0
loop3	addq.l    #1,d3 subi.b    #11,d0 bne       loop3
next4	clr.l     d4 move.l    d7,d0
loop4	addq.l    #1,d4 dbra      d0,loop4      ; DBRA = DBF

**Exercise 4 (11 points)**

All questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.**

The aim of this exercise is to make a background fade out. That is to say, to make the background color gradually turn black.

A color is made up of three primary colors:

- The primary red color.
- The primary green color.
- The primary blue color.

These three primary colors are encoded in a 32-bit word:  $00RRGGBB_{16}$

- RR represents the primary red color (8-bit unsigned integer between  $0_{16}$  and  $FF_{16}$ ).
- GG represents the primary green color (8-bit unsigned integer between  $0_{16}$  and  $FF_{16}$ ).
- BB represents the primary blue color (8-bit unsigned integer between  $0_{16}$  and  $FF_{16}$ ).

For instance:

- If the background color is  $002B048D_{16}$ , the value of its primary red color is  $2B_{16}$ , that of its primary green color is  $04_{16}$  and that of its primary blue color is  $8D_{16}$ .
- The encoded value of the black color is  $00000000_{16}$ .
- The encoded value of the white color is  $00FFFFFF_{16}$ .

1. To begin with, write the **Decrement** subroutine that decrements an 8-bit unsigned integer by limiting its minimum value to zero.

Inputs: **D0.B** holds an 8-bit unsigned integer.

**D1.B** holds an 8-bit unsigned integer.

Output: **D0.B** = **D0.B** – **D1.B** if the result is not negative.

**D0.B** = 0 if **D0.B** – **D1.B** is negative.

**Be careful. The Decrement subroutine must contain 4 lines of instructions at the most (RTS included).**

2. By using the **Decrement** subroutine, write the **Darker** subroutine that decrements the three primary colors (red, green and blue) of a color and that limits each of them to zero.

Inputs: **D0.L** holds a 32-bit encoded color (00RRGGBB<sub>16</sub>).

**D1.B** holds an 8-bit unsigned integer.

Output: **D0.L** returns the new color whose each primary color has been decremented by **D1.B**.  
When a primary color has reached zero, it remains at zero.

For instance:

Main	<code>move.l</code>	<code>#\$00c0306,d0</code>	<code>; D0.L = \$000C0306</code>
	<code>move.b</code>	<code>#4,d1</code>	<code>; D1.B = \$04</code>
	<code>jsr</code>	<code>Darker</code>	<code>; D0.L = \$00080002</code>
	<code>jsr</code>	<code>Darker</code>	<code>; D0.L = \$00040000</code>
	<code>jsr</code>	<code>Darker</code>	<code>; D0.L = \$00000000</code>
	<code>jsr</code>	<code>Darker</code>	<code>; D0.L = \$00000000</code>

**Be careful. The Darker subroutine must contain 7 lines of instructions at the most and you can use the JSR, ROR, SWAP and RTS instructions only.**

3. The graphics card uses the 32-bit encoded value held in the **BackgroundColor** memory location. As soon as this value is changed, the background color on the screen is modified accordingly. We want this color to go black gradually.

By using the **Darker** subroutine, write the **FadeOut** subroutine that gradually decrements the three primary colors (red, green and blue) to pitch-black.

Input: **A0.L** points to the memory location that holds the 32-bit encoded color to modify.

Output: The color held in the memory location pointed at by **A0.L** is modified.

Each primary color of the 32-bit encoded color is decremented one by one.

For instance, let us consider the following main program:

Main	<code>lea</code>	<code>BackgroundColor,a0</code>
	<code>jsr</code>	<code>FadeOut</code>
	<code>;</code>	<code>...</code>
	<code>;</code>	<code>...</code>
BackgroundColor	<code>dc.l</code>	<code>\$0043021B</code>

It will modify the contents of **BackgroundColor** as shown on the table below. Each line of this table corresponds to an iteration of a loop.

BackgroundColor	
\$0043021B	← Initial color
\$0042011A	
\$00410019	
\$00400018	
:	
\$002A0002	
\$00290001	
\$00280000	
\$00270000	
:	
\$00020000	
\$00010000	
\$00000000	← Black color

**Note:**

The execution time of an iteration is not to be taken into account in this exercise (if the fade-out effect is too fast, it will be easy to slow it down).

**Be careful. The FadeOut subroutine must contain 8 lines of instructions at the most (RTS included).**

Opcode	Size	Operand	CCR	Effective Address s=source, d=destination, e=either, i=displacement										Operation	Description			
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			
ABCD	B	Dy,Dx -(Ay),-(Ax)	*U*U*	e	-	-	-	-	-	-	-	-	-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	Add BCD source and eXtend bit to destination. BCD result
ADD <sup>4</sup>	BWL	s,Dn Dn,d	*****	e	s	s	s	s	s	s	s	s	s	s	s	s <sup>4</sup>	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L)
ADDA <sup>4</sup>	WL	s,An	-----	s	e	s	s	s	s	s	s	s	s	s	s	s	$s + An \rightarrow An$	Add address (W sign-extended to .L)
ADDI <sup>4</sup>	BWL	#n,d	*****	d	-	d	d	d	d	d	d	d	-	-	s	-	$\#n + d \rightarrow d$	Add immediate to destination
ADDQ <sup>4</sup>	BWL	#n,d	*****	d	d	d	d	d	d	d	d	d	-	-	s	-	$\#n + d \rightarrow d$	Add quick immediate (#n range: 1 to B)
ADDX	BWL	Dy,Dx -(Ay),-(Ax)	*****	e	-	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$	Add source and eXtend bit to destination
AND <sup>4</sup>	BWL	s,Dn Dn,d	-**00	e	-	s	s	s	s	s	s	s	s	s	s	s <sup>4</sup>	$s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$	Logical AND source to destination (ANDI is used when source is #n)
ANDI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	-	$\#n \text{ AND } d \rightarrow d$	Logical AND immediate to destination
ANDI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	-	$\#n \text{ AND } CCR \rightarrow CCR$	Logical AND immediate to CCR
ANDI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	-	$\#n \text{ AND } SR \rightarrow SR$	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	*****	e	-	-	-	-	-	-	-	-	-	-	-	-		Arithmetic shift Dy by Dx bits left/right
ASR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	-		Arithmetic shift Dy #n bits L/R (#n: 1 to B) Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	if cc true then address $\rightarrow$ PC	Branch conditionally (cc table on back) (B or 16-bit $\pm$ offset to address)
BCHG	B L	Dn,d #n,d	---*--	e <sup>l</sup>	-	d	d	d	d	d	d	d	-	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then invert the bit in d
BCLR	B L	Dn,d #n,d	---*--	e <sup>l</sup>	-	d	d	d	d	d	d	d	-	-	-	-	$\text{NOT}(\text{bit number of } d) \rightarrow Z$ $0 \rightarrow \text{bit number of } d$	Set Z with state of specified bit in d then clear the bit in d
BRA	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	address $\rightarrow$ PC	Branch always (B or 16-bit $\pm$ offset to addr)
BSET	B L	Dn,d #n,d	---*--	e <sup>l</sup>	-	d	d	d	d	d	d	d	-	-	-	-	$\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$	Set Z with state of specified bit in d then set the bit in d
BSR	BW <sup>3</sup>	address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SP); address $\rightarrow$ PC	Branch to subroutine (B or 16-bit $\pm$ offset)
BTST	B L	Dn,d #n,d	---*--	e <sup>l</sup>	-	d	d	d	d	d	d	d	-	-	-	-	$\text{NOT}(\text{bit } Dn \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$	Set Z with state of specified bit in d Leave the bit in d unchanged
CHK	W	s,Dn	-*UUU	e	-	s	s	s	s	s	s	s	s	s	s	s	if $Dn < 0$ or $Dn > s$ then TRAP	Compare Dn with 0 and upper bound [s]
CLR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	-	$0 \rightarrow d$	Clear destination to zero
CMP <sup>4</sup>	BWL	s,Dn	-****	e	s <sup>4</sup>	s	s	s	s	s	s	s	s	s	s	s <sup>4</sup>	set CCR with $Dn - s$	Compare Dn to source
CMPA <sup>4</sup>	WL	s,An	-****	s	e	s	s	s	s	s	s	s	s	s	s	s	set CCR with $An - s$	Compare An to source
CMPI <sup>4</sup>	BWL	#n,d	-****	d	-	d	d	d	d	d	d	d	-	-	s	-	set CCR with $d - \#n$	Compare destination to #n
CMPM <sup>4</sup>	BWL	(Ay)+,(Ax)+	-****	-	-	-	e	-	-	-	-	-	-	-	-	-	set CCR with $(Ax) - (Ay)$	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,address <sup>2</sup>	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { $Dn-1 \rightarrow Dn$ if $Dn < -1$ then addr $\rightarrow$ PC }	Test condition, decrement and branch (16-bit $\pm$ offset to address)
DIVS	W	s,Dn	-****0	e	-	s	s	s	s	s	s	s	s	s	s	s	$\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
DIVU	W	s,Dn	-****0	e	-	s	s	s	s	s	s	s	s	s	s	s	$32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$	$Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$
EDR <sup>4</sup>	BWL	Dn,d	-**00	e	-	d	d	d	d	d	d	d	-	-	s <sup>4</sup>	-	$Dn \text{ XOR } d \rightarrow d$	Logical exclusive OR Dn to destination
EDRI <sup>4</sup>	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	s	-	$\#n \text{ XOR } d \rightarrow d$	Logical exclusive OR #n to destination
EDRI <sup>4</sup>	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	s	-	$\#n \text{ XOR } CCR \rightarrow CCR$	Logical exclusive OR #n to CCR
EDRI <sup>4</sup>	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	-	$\#n \text{ XOR } SR \rightarrow SR$	Logical exclusive OR #n to SR (Privileged)
EXG	L	Rx,Ry	-----	e	e	-	-	-	-	-	-	-	-	-	-	-	register $\leftrightarrow$ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL			-----	-	-	-	-	-	-	-	-	-	-	-	-	-	PC $\rightarrow$ -(SSP); SR $\rightarrow$ -(SSP)	Generate Illegal Instruction exception
JMP		d	-----	-	-	d	-	-	d	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
JSR		d	-----	-	-	d	-	-	d	d	d	d	d	d	d	-	PC $\rightarrow$ -(SP); $\uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An	-----	-	e	s	-	-	s	s	s	s	s	s	s	-	$\uparrow s \rightarrow An$	Load effective address of s to An
LINK		An,#n	-----	-	-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP)$ ; $SP \rightarrow An$ ; $SP + \#n \rightarrow SP$	Create local workspace on stack (negative n to allocate space)
LSL	BWL	Dx,Dy	***0*	e	-	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
LSR	W	#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s	-		Logical shift Dy, #n bits L/R (#n: 1 to B) Logical shift d 1 bit left/right (.W only)
MOVE <sup>4</sup>	BWL	s,d	-**00	e	s <sup>4</sup>	e	e	e	e	e	e	e	s	s	s	s <sup>4</sup>	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	s	-	s	s	s	s	s	s	s	s	s	s	s	$s \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d	-----	d	-	d	d	d	d	d	d	d	-	-	-	-	$SR \rightarrow d$	Move Status Register to destination
MOVE	L	USP,An	-----	-	d	-	-	-	-	-	-	-	-	-	-	-	$USP \rightarrow An$	Move User Stack Pointer to An (Privileged)
	BWL	An,USP	-----	-	s	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow USP$	Move An to User Stack Pointer (Privileged)
	BWL	s,d	XNZVC	Dn	An	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n			



Last name: ..... First name: ..... Group: .....

**ANSWER SHEET TO BE HANDED IN**

**Exercise 1**

Instruction	Memory	Register
Example	\$005000 54 AF <span style="border: 1px solid black; padding: 2px;">00 40</span> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <span style="border: 1px solid black; padding: 2px;">FF</span> 88	No change
MOVE.L 20498, -(A2)		
MOVE.W -6(A1), -18(A2,D0.W)		
MOVE.B 5(A2), \$14(A0,D2.L)		

**Exercise 2**

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	C
\$70 + \$?	8		1	0	1	0
\$70000000 + \$?	32		1	0	0	0

**Exercise 3**

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.	
<b>D1 = \$</b>	<b>D3 = \$</b>
<b>D2 = \$</b>	<b>D4 = \$</b>

**Exercise 4**

Decrement



Darker

FadeOut