Key to Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> the smallest one.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #-218,d7
next1
            moveq.l #1,d1
            cmpi.b #$30,d7
                    next2
            blo
            moveq.l #2,d1
next2
            move.l d7,d2
            lsr.l
                    #8,d2
            ror.w
                    #4,d2
            lsl.l
                    #8,d2
next3
            clr.l
                    d3
            move.l
                    #$FFFFFFF,d0
loop3
            addq.l
                    #1,d3
            subq.b
                    #1,d0
            bne
                    loop3
next4
            clr.l
                    d4
                    #$20,d0
            move.b
loop4
            addq.l
                    #1,d4
                    d0,loop4
            dbra
                                   : DBRA = DBF
```

Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.**

A color is made up of three components (the red, green and blue components). A color is encoded in a 32-bit word as follows: 00RRGGBB₁₆

- RR represents the red component (8-bit unsigned integer between 0₁₆ and FF₁₆).
- GG represents the green component (8-bit unsigned integer between 0_{16} and FF_{16}).
- BB represents the blue component (8-bit unsigned integer between 0₁₆ and FF₁₆).

For instance:

- If the encoded value of a color is $002B048D_{16}$, the red component is $2B_{16}$, the green component is 04_{16} and the blue component is $8D_{16}$.
- The encoded value for the black color is 00000000₁₆.
- The encoded value for the white color is 00FFFFFF₁₆.
- 1. Write the **SplitColor** subroutine that returns the three components of a color.

<u>Input</u>: **D0.L** holds a 32-bit encoded color (00RRGGBB₁₆).

Outputs: **D1.B** = Red component of the color (RR).

D2.B = Green component of the color (GG).

D3.B = Blue component of the color (BB).

The SplitColor subroutine must contain 10 lines of instructions at the most (RTS included).

2. By using the **SplitColor** subroutine, write the **IsGray** subroutine that determines whether a color is in grayscale. That is, if the three components of the color are equal.

<u>Input</u>: **D0.L** holds a 32-bit encoded color (00RRGGBB₁₆).

Output: **D0.L** = 0 (false), if the color is not in grayscale.

D0.L = 1 (true), if the color is in grayscale.

The IsGray subroutine must contain 13 lines of instructions at the most (RTS included).

3. By using the **IsGray** subroutine, write the **IsAllGray** subroutine that determines whether all the colors in an array are in grayscale. Each element in the array is a 32-bit encoded color (00RRGGBB₁₆).

<u>Inputs</u>: **A0.L** points to the first element of an array of colors.

D0.L holds the number of elements in the array.

Output: **D0.L** = 0 (false), if at least one color in the array is not in grayscale.

D0.L = 1 (true), if all the colors in the array are in grayscale.

The IsAllGray subroutine must contain 13 lines of instructions at the most (RTS included).

Key to Final Exam S4

EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Opcode	Size	Operand	CCR		Effec	ctive	Addres	s s=s	OUTCE,	d=destina	ition, e	=eithe	r, i=dis	placemen	ıt	Operation	Description
	BWL	s,d	XNZVC		Ап	(An)	(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)			•
ABCD	В	Dy,Dx	*U*U*	В	-	-	-	-	-	-	-	-	-	-	-	$Dy_{in} + Dx_{in} + X \rightarrow Dx_{in}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
ADD ⁴	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		В	d^4	d	d	d	d	d	d	d	-	-	-	$Dn + d \rightarrow d$	source is #n. Prevent ADDQ with #n.L)
ADDA 4	WL	s,An		S	В	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	d	d	р	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
ADDX	BWL	Dy,Dx	****	В	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND 4	BWL	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
ANDI 4	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	В	-	-	-	-	-	-	-	-	-	-	-	X 🖛	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	□ □ □ X	Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	ΒL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NOT(bit n of d)→ bit n of d	invert the bit in d
BCLR	ΒL	Dn,d	*	Б	-	d	d	Д	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr)
BSET	B L	Dn,d	*	el	-	d	d	d	d	d	d	р	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
	_	#n,d		ď	-	d	ď	ď	ď	ď	ď	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SP)$; address $\rightarrow PC$	Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	Б	-	d	d	d	d	d	d	d	d	d	-	NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	ď	ď	ď	ď	ď	ď	ď	ď	ď	s	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	В	-	S	S	S	S	S	S	S	S	S	S	if Dn<0 or Dn>s then TRAP	Compare On with 0 and upper bound (s)
CLR	BWL	d	-0100	d	-	ď	d	ď	d	d	ď	ď	-	-	-	□ → d	Clear destination to zero
CMP 4	BWL	s,Dn	_***	В	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	S	В	2	S	S	S	S	S	2	S	S	S	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	d	-	d	ď	ď	ď	ď	ď	d	-	-	2	set CCR with d - #n	Compare destination to #n
CMPM ⁴	BWL	(Ay)+,(Ax)+	_***	-	-	-	В	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { $Dn-1 \rightarrow Dn$	Test condition, decrement and branch
		D II, D G G G G G G G G G G G G G G G G G G														if $Dn \Leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
DIVS	W	s,Dn	-***0	В	-	S	S	S	S	S	S	S	S	S	S	± 32 bit Dn / ± 16 bit s $\rightarrow \pm 0$ n	Dn= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	В	-	2	S	S	S	S	S	S	S	2	2	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
EDR ⁴		Dn,d	-**00	_	-	d	d	d	d	ч	d	q	-	-		Dn XDR d \rightarrow d	Logical exclusive DR On to destination
EDRI ⁴	BWL		-**00	d	-	ď	q	q	d	d	d	ď	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EDRI ⁴	В	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EDRI ⁴	W	#n,SR		-	-	_	_	_	_	-	-	_	_	_	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	<u>"</u>	Rx,Ry		В	В	_	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL		-**00	d	-	-	-	_	_	-	-	-	-	-	-	Dn.B → Dn.W Dn.W → Dn.L	Sign extend (change .B to .W or .W to .L)
ILLEGAL	171	511		-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
JMP		d		Ė	Ė		-	-	d	d	d	d	d	d	-	$\uparrow_{d} \to PC$	Jump to effective address of destination
JSR		d			-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
	_			Ė		<u> </u>			_		_				_		Load effective address of s to An
LEA Link	L	s,An An #n		-	B	S	-	-	8	S	S	S	2	2	-	$\uparrow_S \rightarrow An$ An \rightarrow -(SP); SP \rightarrow An;	
LINK		An,#n		-	-	-	-	-	-	-	-	-	_	-	-		Create local workspace on stack
101	DMI	D _v D _{··}	***0*	-					_					-		SP + #n → SP	(negative n to allocate space)
LSL	DWL	Dx,Dy #n,Dy		d B	-	-	-	-	-	-	-	-	-	-	-	° ₹1	Logical shift Dy, Dx bits left/right
LOK	W	d #n,uy		u	-	_ d	d d	۲ ا	d	d d	d	d	-	_	2		Logical shift Dy, #n bits L/R (#n: 1 to 8)
MOVE ⁴		s,d	-**00	-	- S ⁴	-	-	d			-		-	-	s ⁴	$s \rightarrow d$	Logical shift d 1 bit left/right (.W only)
	-		=====	В	S	В	В	B -	B -	В	B -	В	S	8	-		Move data from source to destination
MOVE	W	s,CCR		8	-	S	S	S	S	S	S	8	S	2	2	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,SR	=====	8	-	S	S	S	S	S	S	2	S	2	S	$S \rightarrow SR$	Move source to Status Register (Privileged)
MOVE	W	SR,d		d	-	d	d	d	d	d	d	d	-	-	-	b ← 92	Move Status Register to destination
MOVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	Divi	An,USP	W	-	S	- // `	- (1.)	- 0.5	- (: A.)	- ·	- 1 11/	-	- (- 00)		- u	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	b,z	XNZVC	Dn	Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	F	ffer	tive	Addres	2=2 2	DUCCE I	rce, d=destination, e=either, i=displacement		Operation	Description				
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)			
MDVEA ⁴		s,An		S	В	2	S	2	S	2	S	S	S	S	_	s → An	Move source to An (MOVE s,An use MOVEA)
MDVEM ⁴		Rn-Rn,d		-	-	d	-	d	d	d	ď	d	-	-	-	Registers → d	Move specified registers to/from memory
		s,Rn-Rn		_	-	8	8	-	S	2	8	8	S	S	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP		Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)
MOVEQ ⁴		#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn
MULS		s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU		s,Dn	-**00	В	-	S	S	S	S	8	S	8	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	$\overline{}$	d	*U*U*	d	-	d	д	d	d	d	d	d	-	-	-	$\Box - d_{\Omega} - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	р	d	d	d	d	d	-	-	-	□ - d → d	Negate destination (2's complement)
NEGX	BWL		****	d	-	d	р	d	d	d	d	d	-	-	-	□ - d - X → d	Negate destination with eXtend
NDP		-		-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	д	d	d	d	d	d	-	-	-	$NDT(d) \rightarrow d$	Logical NDT destination (1's complement)
DR ⁴	BWL		-**00	В	-	8	S	S	S	S	S	8	S	S	s ⁴	s DR Dn → Dn	Logical DR
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	On DR d \rightarrow d	(DRI is used when source is #n)
DRI ⁴	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical DR #n to destination
DRI ⁴	_	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴		#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA		S		-	-	S	-	-	S	S	S	8	S	S	-	$\uparrow_{S} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
RDL	BWL	Dx,Dy	-**0*	В	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
RDR		#n,Dy		d	-	-	-	-	-	-	-	_	-	-	S	[4]	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	1 > C	Rotate d 1-bit left/right (.W only)
ROXL	BWL	Dx,Dy	***0*	В	-	-	-	-	-	-	-	-	1	-	-	X	Rotate Dy, Dx bits L/R, X used then updated
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X	Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	ı	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	1	-	-	-	-	-	-	-	1	-	-	$39 \leftarrow +(92); 92 \leftarrow +(92)$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
ZBCD	В	Dy,Dx	*U*U*	В	-	-	-	-	-	-	-	-	-	-	-	$Dx_{I0} - Dy_{I0} - X \rightarrow Dx_{I0}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}$ $(Ay)_{10}$ $- X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	В	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111
																else D's → d	else d.B = 00000000
STOP		#п	=====	-	-	-	-	-	-	-	-	-	-	Ξ.	S	#n → SR; STDP	Move #n to SR, stop processor (Privileged)
SUB 4		s,Dn	****	В	S	8	2	2	8	S	S	8	2	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		В	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA 4		s,An		8	В	2	S	2	2	8	S	8	2	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI 4		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	d - #n → d	Subtract immediate from destination
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S		Subtract quick immediate (#n range: 1 to 8)
ZNBX	BWL	Dy,Dx	****	В	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP		Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	bits $[31:16] \leftarrow \rightarrow$ bits $[15:0]$	Exchange the 16-bit halves of Dn
TAS	$\overline{}$	d	-**00	Р	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR$; $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TZT	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	$An \rightarrow SP; (SP)+ \rightarrow An$	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	Aп	(An)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	W.zde	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, ¶NDT, ⊕ XDR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	۷C	overflow clear	١٧			
F	false	0	ΛZ	overflow set	٧			
HI ^u	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HZ", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS®	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ	equal	2	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

- An Address register (16/32-bit, n=0-7)
 On Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- **BCD** Binary Coded Decimal
- ↑ Effective address
- Long only; all others are byte only
- 2 Assembler calculates offset
- SR Status Register (16-bit)

PC Program Counter (24-bit)

SSP Supervisor Stack Pointer (32-bit)
USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

- CCR Condition Code Register (lower 8-bits of SR)
 - N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, \equiv set directly
 - not affected, O cleared, 1 set, U undefined
- (N ⊕ V) + 2 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

2004-2006 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Key to Final Exam S4 4/6

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register		
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change		
MOVE.W #0560,-6(A1)	\$005000 54 AF 02 30 E7 21 48 C0	No change		
MOVE.B -(A1),-57(A2,D0.W)	\$005010 13 79 01 80 C0 1A 2D 49	A1 = \$00005007		
MOVE.B -1(A1),\$4(A1,D2.L)	\$005008 CO 10 11 C8 D4 36 1F 88	No change		

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	N	Z	V	С
\$4570 + \$?	16	\$3A90	1	0	1	0
\$F431C16A + \$?	32	\$0BCE3E96	0	1	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$00000001	D3 = \$000000FF					
D2 = \$FFFFFF00	D4 = \$0000FF21					

Exercise 4

```
SplitColor move.b d0,d3
ror.l #8,d0
move.b d0,d2
ror.l #8,d0
move.b d0,d1
swap d0
rts
```

```
IsGray
                movem.l d1-d3,-(a7)
                        SplitColor
                jsr
                cmp.b
                        d1,d2
                        \false
                bne
                cmp.b
                        d1,d3
                        \false
                bne
\true
                moveq.l #1,d0
                bra
                        \quit
\false
                moveq.l #0,d0
                movem.l (a7)+,d1-d3
\quit
```

```
IsAllGray
                movem.l d7/a0,-(a7)
                move.l d0,d7
\loop
                move.l (a0)+,d0
                        IsGray
                jsг
                tst.l
                        d0
                beq
                        \quit
                subq.l #1,d7
                bne
                        \loop
                movem.l (a7)+,d7/a0
\quit
```