## Key to Final Exam S4 Computer Architecture

Duration: $\mathbf{1} \mathbf{h r} 30 \mathrm{~min}$

## Write answers only on the answer sheet.

## Exercise 1 (3 points)

Complete the table shown on the answer sheet. Write down the new values of the registers (except the PC) and memory that are modified by the instructions. Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.

Initial values:


## Exercise 2 (2 points)

Complete the table shown on the answer sheet. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). If multiple answers are possible, choose the smallest one.

## Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the answer sheet.

```
Main move.l #-218,d7
next1 moveq.l #1,d1
    cmpi.b #$30,d7
    blo next2
    moveq.l #2,d1
next2 move.l d7,d2
    lsr.l #8,d2
    ror.w #4,d2
    lsl.l #8,d2
next3 clr.l d3
    move.l #$FFFFFFFF,d0
loop3 addq.l #1,d3
    subq.b #1,d0
    bne loop3
next4 clr.l d4
    move.b #$20,d0
loop4 addq.l #1,d4
    dbra d0,loop4 ; DBRA = DBF
```


## Exercise 4 (11 points)

All the questions in this exercise are independent. Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

A color is made up of three components (the red, green and blue components). A color is encoded in a 32bit word as follows: 00RRGGBB 16

- RR represents the red component ( 8 -bit unsigned integer between $0_{16}$ and $\mathrm{FF}_{16}$ ).
- GG represents the green component ( 8 -bit unsigned integer between $0_{16}$ and $\mathrm{FF}_{16}$ ).
- BB represents the blue component (8-bit unsigned integer between $0_{16}$ and $\mathrm{FF}_{16}$ ).

For instance:

- If the encoded value of a color is $002 \mathrm{~B} 048 \mathrm{D}_{16}$, the red component is $2 \mathrm{~B}_{16}$, the green component is $04_{16}$ and the blue component is $8 \mathrm{D}_{16}$.
- The encoded value for the black color is $00000000_{16}$.
- The encoded value for the white color is $00 \mathrm{FFFFFF}_{16}$.

1. Write the SplitColor subroutine that returns the three components of a color.

Input: D0.L holds a 32-bit encoded color (00RRGGBB ${ }_{16}$ ).
Outputs: D1.B = Red component of the color (RR).
D2.B = Green component of the color (GG).
D3.B = Blue component of the color ( BB ).

## The SplitColor subroutine must contain 10 lines of instructions at the most (RTS included).

2. By using the SplitColor subroutine, write the IsGray subroutine that determines whether a color is in grayscale. That is, if the the three components of the color are equal.
Input: D0.L holds a 32-bit encoded color (00RRGGBB ${ }_{16}$ ).
Output: D0.L = 0 (false), if the color is not in grayscale.
D0.L = 1 (true), if the color is in grayscale.

The IsGray subroutine must contain 13 lines of instructions at the most (RTS included).
3. By using the IsGray subroutine, write the IsAllGray subroutine that determines whether all the colors in an array are in grayscale. Each element in the array is a 32-bit encoded color (00RRGGBB ${ }_{16}$ ).
Inputs: A0.L points to the first element of an array of colors.
D0.L holds the number of elements in the array.
Output: D0.L $=0$ (false), if at least one color in the array is not in grayscale.
D0.L = 1 (true), if all the colors in the array are in grayscale.

The IsAllGray subroutine must contain 13 lines of instructions at the most (RTS included).

EASy68K Quick Reference v1．8 http：／／www．wowgwep．com／EASy68K．htm Copyright © 2004－2007 By：Chuck Kelly

| Dpcade | Sizz | Dperand | CLR | Effective Address s＝source，d＝destination，e＝epither， $\mathrm{i}=$ displacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s，d | XNZVC | Dn | An | （An） | （An）+ | －（An） | （i，An） | （i．An，Rn） | abs．W | abs．L | （i，厄С） | （i， $\mathrm{F}, \mathrm{R}, \mathrm{Rn}$ ） | \＃n |  |  |
| ABCD | B | $\begin{aligned} & \mathrm{Dy}, \mathrm{Dx} \\ & -(\mathrm{Ay})-(\mathrm{Ax}) \end{aligned}$ | ＊U＊U＊ | － | - | － | － | B | － | - - | － | － | － | - - |  | $\begin{aligned} & \mathrm{Dy}_{10}+\mathrm{D} \mathrm{x}_{10}+\mathrm{X} \rightarrow \mathrm{D} \mathrm{x}_{10} \\ & -(\mathrm{Ay})_{10}+-(\mathrm{Ax})_{10}+\mathrm{X} \rightarrow-(\mathrm{Ax})_{10} \end{aligned}$ | Add RCD source and aXtend bit to destination，BCD result |
| $\mathrm{ADD}^{4}$ | BWL | $\begin{aligned} & \text { s,Dn } \\ & D_{n, d} \end{aligned}$ | ＊＊＊＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{e} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathbf{s} \\ d^{4} \end{gathered}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | s | $-$ | $\mathbf{s}^{4}$ | $\begin{aligned} & s+D_{n} \rightarrow D_{n} \\ & D_{n}+d \rightarrow d \end{aligned}$ | Add binary（ADDI or ADDD is used when source is \＃n．Prevent ADDD with \＃n．L） |
| ADDA $^{4}$ | WL | s．An |  | s | E | 5 | s | $s$ | 5 | s | s | s | S | $s$ | S | $s+A_{n} \rightarrow A^{\prime}$ | Add address（．W sign－extended to．L） |
| ADII $^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | － | d | d | $d$ | d | $d$ | d | d | － | － | s | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add immediate to destination |
| ADOD $^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | 5 | $\# \mathrm{n}+\mathrm{d} \rightarrow \mathrm{d}$ | Add quick immediate（\＃п range：I to 8） |
| ADDX | BWL | $\begin{aligned} & \text { Dy, Dx } \\ & -(A y)-(A x) \end{aligned}$ | ＊＊＊＊＊ | e |  |  | － | E | － | － | － | － | － | － |  | $\begin{aligned} & D y+D x+X \rightarrow D x \\ & -(A y)+-(A x)+X \rightarrow-(A x) \end{aligned}$ | Add source and extend bit to destination |
| AND ${ }^{4}$ | BWL | $\begin{array}{\|l\|l} \hline \text { s,Dn } \\ \text { Dn,d } \\ \hline \end{array}$ | －＊＊00 | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{s} \\ \mathrm{~d} \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | $\mathbf{s}^{4}$ | $\begin{aligned} & \mathrm{s} \text { AND Dn } \rightarrow \text { Dn } \\ & \text { Dn AND d } \rightarrow \mathrm{d} \\ & \hline \end{aligned}$ | Logical AND source to destination （ANDI is used when source is \＃n） |
| ANDI ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | s | \＃n AND $\rightarrow$ d | Logical AND immediate to destination |
| ANDI ${ }^{4}$ | B | \＃п，LRR |  | － | － | － | － | － | － | － | － | － | － | － | 5 | \＃п AND CLR $\rightarrow$ CГR | Logical AND immediate to CएR |
| ANDI ${ }^{4}$ | W | \＃n，SR | 트르응 | － | － | － | － | － | － | － | － | － | － | － | S | $\# п \operatorname{AND~SR~} \rightarrow$ SR | Logical AND immediate to SR（Privileged） |
| $\begin{array}{\|l\|} \hline \text { ASL } \\ \text { ASR } \end{array}$ | $\begin{gathered} \hline \text { BWL } \\ \text { W } \end{gathered}$ | $\begin{aligned} & D x, D y \\ & \# n, D y \\ & d \\ & d \end{aligned}$ | ＊＊＊＊＊ | $\begin{aligned} & \mathrm{e} \\ & \mathrm{~d} \\ & - \end{aligned}$ |  |  | d | $d$ |  | d |  | d |  | － | － | $\rightarrow$ | Arithmetic shift Dy by Dx bits left／right Arithmetic shift Dy \＃n bits L／R（\＃п：I to B） Arithmetic shift ds I bit left／right（．W only） |
| Вск | $\mathrm{BW}^{3}$ | address ${ }^{2}$ | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | if co true then address $\rightarrow$ Р | Branch conditionally（cc table an back） （8 व I IG－bit $\pm$ affset to address） |
| ВСНG | B L | Dn，d \＃n．d | －－＊ | $\begin{array}{\|c\|} \hline \mathrm{e}^{\prime} \\ \mathrm{d}^{\prime} \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & d \\ & d \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | s | NTT（bit number of d）$\rightarrow$ Z NDT（bit $n$ of $d) \rightarrow$ bit $n$ of d | Set $Z$ with state of specified bit in $d$ then invert the bit in $d$ |
| BCLR | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, d \end{aligned}$ | －－＊－－ | $\begin{array}{\|l\|} \hline \text { e } \\ d^{1} \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | s | $\begin{aligned} & \text { NDT(bit number of } \mathrm{d}) \rightarrow Z \\ & \square \rightarrow \text { bit number of } d \end{aligned}$ | Set $Z$ with state of specified bit in d then clear the bit in d |
| BRA | $\mathrm{BW}^{3}$ | address ${ }^{2}$ |  | － | － | － | － | － | － | － | － | － | － | － | － | address $\rightarrow$ 队［ | Branch always（8 वг If－bit $\pm$ offset to addr） |
| BSET | B L | Dn，d \＃n，d | －－ | $\begin{array}{\|l\|} \hline e^{\prime} \\ d^{\prime} \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ |  |  | s | $\begin{aligned} & \text { NDT( bit n of d) } \rightarrow Z \\ & i \rightarrow \text { bit } n \text { of d } \end{aligned}$ | Set $Z$ with state of specified bit in d then set the bit in d |
| BSR | $\mathrm{BW}^{3}$ | address ${ }^{2}$ | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － |  | Branch to subrautine（8 ar lf－bit $\pm$ affset） |
| BTST | B L | $\begin{aligned} & \text { Dn,d } \\ & \# n, d \end{aligned}$ | －－ | $\begin{array}{\|l\|} \hline \mathrm{e}^{\mathrm{a}} \\ \mathrm{~d}^{1} \end{array}$ |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~d} \end{aligned}$ | $s$ | NDI（ bit Dn of d）$\rightarrow$ Z <br> NDI（bit \＃n of d）$\rightarrow$ Z | Set $Z$ with state of specified bit in d Leave the bit in d unchanged |
| CHK | W | s．Dn | －＊UUU | E | － | s | s | s | s | s | s | s | s | 5 | s |  | Compare Dn with ${ }^{\text {a and upper bound［s］}}$ |
| CLR | BWL | d | －0100 | d | － | d | d | d | d | d | d | d | － | － | － | $\square \rightarrow$ d | Clear destination to zero |
| CMP $^{4}$ | BWL | s，Dn | －＊＊＊＊ | B | $\mathrm{s}^{4}$ | s | s | s | s | s | s | s | s | s | $\mathrm{s}^{4}$ | set CLR with Dn－s | Compare Dn to source |
| $\mathrm{CMPA}^{4}$ | WL | s，An | －＊＊＊＊ | s | E | 5 | s | $s$ | s | 5 | $s$ | s | s | $s$ | s | set CLR with An－s | Compare An to source |
| ［MP1 ${ }^{4}$ | BWL | \＃n，d | －＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | set CLR with d－\＃п | Compare destination to \＃п |
| CMPM $^{4}$ | BWL | $(A y)+$ ，$(A x)+$ | －＊＊＊＊ | － | － | － | B | － | － | － | － | － | － | － | － | set［LR with（Ax）－（Ay） | Compare（Ax）to（Ay）；Increment Ax and Ay |
| D8ce | W | Dn，addres ${ }^{2}$ | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{array}{\|c\|} \hline \text { if ce false then }\left\{\mathrm{Dn}-\mathrm{l} \rightarrow \mathrm{Dn}_{\mathrm{n}}\right. \\ \text { if } \mathrm{Dn}<>-1 \text { then addr } \rightarrow \mathrm{PC}\} \\ \hline \end{array}$ | Test condition，decrement and branch （IF－bit $\pm$ affset to address） |
| DIVS | W | s，Dn | －＊＊＊0 | E | － | s | s | s | s | $s$ | s | s | s | $s$ | 5 | $\pm 32 \mathrm{bit}$ Dn $/ \pm \pm$ bitit $s \rightarrow \pm$ Пn | Dn＝［ IF－bit remainder，16－bit quatient ］ |
| DIVI | W | s．Dn | $-* * * 0$ | E | － | S | s | s | s | s |  | s | s | S | 5 | $32 \mathrm{bit} \mathrm{Dn}_{7}$／Ifbits $\rightarrow$ Dm |  |
| EDR ${ }^{4}$ | BWL | Dn，d | －＊＊00 | E | － | d | d | d | d | d | d | d | － | － | $\mathrm{s}^{4}$ | Dn XIR d $\rightarrow$ d | Logical exclusive IR Dn to destination |
| EDR1 ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | $s$ | $\# \cap \mathrm{XDR} \mathrm{d} \rightarrow \mathrm{d}$ | Logical exclusive \R \＃n to destination |
| EDR1 ${ }^{4}$ | B | \＃п．LСR | \＃\＃\＃＝建 | － | － | － | － | － | － | － | － | － | － | － | $s$ | \＃п X X R LCR $\rightarrow$ CLR | Logical exclusive \R \＃n to एГR |
| EDRI ${ }^{4}$ | W | \＃n，SR | \＃\＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | s | \＃n XDR SR $\rightarrow$ SR | Logical exclusive \R \＃n to SR（Privileged） |
| EXK | L | Rx，Ry |  | E | E | － | － | － | － | － | － | － | － | － | － | гegister $\measuredangle \rightarrow$ register | Exchange registers（32－bit only） |
| EXT | WL | $\mathrm{D}_{\square}$ | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | － |  | Sign extend（change．B to．W ז\％．W to．L） |
| ILLELAL |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | 『 $\rightarrow$－（SSP）；SR $\rightarrow$－（SSP） | Generate Illegal Instruction exception |
| JMP |  | d | －－－－－ | － | － | d | － | － | d | d | d | d | d | d | － | $\uparrow$ ¢ $\rightarrow$ 「 | Jump to effective address of destination |
| USR |  | d | －－－－－ | － | － | d | － | － | d | d | d | d | d | d | － | 队 $\rightarrow$－（एP）：$\uparrow$ d $\rightarrow$ 队 | push Pए，jump to subroutine at address d |
| LEA | L | s，An | －－－－－ | － | E | s | － | － | s | s | 5 | s | s | s | － | $\uparrow_{s} \rightarrow \mathrm{An}^{\text {a }}$ | Load effective address of s to An |
| LINK |  | Ап，\＃п |  | － | － | － | － | － | － | － | － | － | － | － | － | $\begin{aligned} & A n \rightarrow-(S P) ; S P \rightarrow A n ; \\ & S P+\# n \rightarrow S P \end{aligned}$ | Create local warkspace on stack （negative $n$ to allocate space） |
| $\begin{aligned} & \hline \text { LSL } \\ & \text { LSR } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { BWL } \\ \mathrm{W} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline D x, D y \\ \# n, D y \\ d \\ \hline \end{array}$ | ＊＊＊0＊ | $\begin{aligned} & e \\ & d \end{aligned}$ |  | d | $\mathrm{d}$ | d |  | d |  | d |  | － | － | $\underset{0 \rightarrow \square}{x \rightarrow \square}$ | Logical shift Dy．Dx bits left／right Logical shift Dy，\＃n bits L／R（\＃п：Ito 8） Lugical shift dI bit left／right（．W only） |
| MIVE ${ }^{4}$ | BWL | s，d | －＊＊00 | E | $\mathrm{s}^{4}$ | E | в | E | E | E | E | в | s | 5 | $\mathrm{s}^{4}$ | $s \rightarrow$ d | Move data from saurce to destination |
| MTVE | W | s，СГ | 三\＃\＃\＃三 | s | － | 5 | s | s | S | S | 5 | s | s | 5 | 5 | $s \rightarrow$ CLR | Move source to Condition Code Register |
| MIVE | W | s，SR | \＃三こ＝！ | 5 | － | 5 | S | S | S | S | s | s | $s$ | $s$ | S | $s \rightarrow$ SR | Mave saurce to Status Register（Privileged） |
| MIVE | W | SR，d |  | d | － | d | d | d | d | d | d | d | － | － | － | SR $\rightarrow$ d | Move Status Register to destination |
| MIVE | L | $\begin{aligned} & \text { USP,An } \\ & \text { An,USP } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ |  | － | － | － | － | － | － | － | － | - | $\begin{aligned} & U S P \rightarrow A_{n} \\ & A_{n} \rightarrow U S P \end{aligned}$ | Mave User Stack Pointer to An（Privileged） Move An to User Stack Pointer（Privileged） |
|  | BWL | s，d | XNZVC | Dn | An | （An） | $\left(\mathrm{A}^{+}\right)+$ | －（An） | （i，An） | （i．An，Rn） | abs．W | abs．L | （i，СС） | （i，PC，Rn） | \＃n |  |  |


| Dpende | Siza | Dperand | CLR | Effective Address s＝source，d＝destination，e＝either，i i displacement |  |  |  |  |  |  |  |  |  |  |  | Operation | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BWL | s，d | XNZVC | Dn | An | （An） | （ $\mathrm{A}_{\mathrm{n} \text { ）}+ \text {＋}}$ | －（An） | （i．An） | （i．An，Rn） | abs．W | abs．L | （i， C ） | （i，PL，Rn） | \＃n |  |  |
| MIVEA ${ }^{4}$ | WL | s，Aп | －－－－－ | S | E | 5 | s | s | 5 | s | s | s | S | s | 5 | $s \rightarrow$ An | Move saurce to An（MDVE s，An use MDVEA） |
| MIVEM ${ }^{4}$ | WL | Rn－Rn，d s．Rn－Rn | －－－－－ | - |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $s$ | $\mathrm{d}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ | s | s | $-1$ | $\begin{aligned} & \text { Registers } \rightarrow \mathrm{d} \\ & \mathrm{~s} \rightarrow \text { Registers } \end{aligned}$ | Move specified registers to／from memory （．W source is sign－extended to ．L for Rn） |
| MIVEP | WL | Dn，（i，An） （i，An），Dn |  | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $-$ |  |  |  | $\begin{aligned} & \mathrm{d} \\ & \mathrm{~s} \end{aligned}$ |  |  |  |  |  | $-$ | $\begin{aligned} & D_{n} \rightarrow \text { (i,An)...(i+2,An)....(i+4,A. } \\ & (\mathrm{i}, \mathrm{An}) \rightarrow \text { Dn.... }(i+2, \mathrm{An}) \ldots(\mathrm{i}+4, \mathrm{~A} . \end{aligned}$ | Move $\mathrm{D}_{\mathrm{n}} \mathrm{ta} / \mathrm{From}$ alternate memory bytes （Access anly even or add addresses） |
| MIVED ${ }^{4}$ | L | \＃n，Dn | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | s | \＃n $\rightarrow$ Dn | Move sign extended 8 －bit \＃n to Dn |
| MULS | W | s，Dn | －＊＊00 | E | － | s | s | s | s | s | s | s | s | s | s |  | Multiply signed If－bit；result：signed 32－bit |
| MULL | W | s，Dn | $-* * 00$ | E | － | s | s | s | s | s | s | s | $s$ | $s$ | $s$ |  | Multiply unsig＇d 16－bit；гesult：unsig＇d 32－bit |
| NBCD | B | d | ＊ $\mathrm{U}^{*} \mathrm{U} *$ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d}_{10}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate BCD with eXtend，BCD result |
| NEE | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d} \rightarrow \mathrm{d}$ | Negate destination（2＇s camplement） |
| NEEX | BWL | d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | － | $\square-\mathrm{d}-\mathrm{X} \rightarrow \mathrm{d}$ | Negate destination with eXtend |
| NTP |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | None | No operation occurs |
| NDT | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | $\mathrm{NDI}(\mathrm{d}) \rightarrow$ d | Logical NDT destination（I＇s complement） |
| $\square R^{4}$ | BWL | $\begin{aligned} & \mathrm{s}, \mathrm{Dn} \\ & \mathrm{Dn}_{\mathrm{n}, \mathrm{~d}} \end{aligned}$ | －＊＊00 | $\begin{aligned} & \text { E } \\ & \text { E } \end{aligned}$ | $-$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \text { s } \\ & \text { d } \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $s$ | s | $s^{4}$ | $\begin{aligned} & \mathrm{s} \text { DR } \mathrm{D}_{\mathrm{n}} \rightarrow \mathrm{D}_{\mathrm{n}} \\ & \mathrm{D}_{\mathrm{n}} \mathrm{DR} \mathrm{~d} \rightarrow \mathrm{~d} \end{aligned}$ | Logical 규 <br> （ DRI is used when source is \＃n） |
| DR14 ${ }^{4}$ | BWL | \＃n，d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | $s$ |  | Logical IR \＃n to destination |
| DRI ${ }^{4}$ | B | \＃n．LCR |  | － | － | － | － | － | － | － | － | － | － | － | s | \＃n IR CLR $\rightarrow$ CLR | Logical IR \＃n to LГR |
| DRI ${ }^{4}$ | W | \＃n，SR | 三引三ミミ三 | － | － | － | － | － | － | － | － | － | － | － | s | \＃n IR SR $\rightarrow$ SR | Logical IR \＃n to SR（Privileged） |
| PEA | L | s | －－－－－ | － | － | s | － | － | s | $s$ | s | s | s | 5 | － | $\uparrow_{s} \rightarrow$－（SP） | Push effective address of s onto stark |
| RESET |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | Assert RESET Line | Issue a hardware RESET（Privileged） |
| $\begin{aligned} & \hline \text { RDL } \\ & \text { R } \end{aligned}$ | $\begin{gathered} \text { BWL } \\ \mathrm{W} \\ \hline \end{gathered}$ | $\begin{array}{\|l} \hline 0 x, D y \\ \# n, D y \\ \text { d } \\ \hline \end{array}$ | －＊＊0＊ | $\begin{aligned} & \text { e } \\ & \text { d } \end{aligned}$ |  |  | $\mathrm{d}$ |  |  | d |  | d |  | － | － | $\stackrel{\square}{\square}$ | Rotate Dy，Dx bits left／right（without X） Rotate Dy．\＃n bits left／right（\＃n：1 to 8） Rotate dI－bit left／right（．W only） |
| RDXL <br> RDXR | $\begin{array}{\|c\|} \hline \text { BWL } \\ \text { W } \\ \hline \end{array}$ | Dx，Dy <br> \＃n，Dy <br> d | ＊＊＊0＊ | $\begin{aligned} & \text { e } \\ & \text { d } \end{aligned}$ |  |  | $\mathrm{d}$ | - |  | d | d | $\mathrm{d}$ |  | － | － |  | Rotate Dy，Dx bits L／R，X used then updated Rotate Dy．\＃n bits left／right（\＃n：1 to 8） Rotate destination l－bit left／right（．W only） |
| RTE |  |  | \＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | － | （ P P）$+\rightarrow$ SR；（ SP ）$+\rightarrow$ Pए | Return from exception（Privileged） |
| RTR |  |  | \＃三ミミミ三 | － | － | － | － | － | － | － | － | － | － | － | － | （SP）＋$\rightarrow$ ГГR，（SP）$+\rightarrow$ PL | Return from subroutine and restare CLR |
| RTS |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | （ $\mathrm{SP}^{\text {P }}$ ）$+\rightarrow$ P［ | Return from subroutine |
| SBCD | B | $\begin{aligned} & \begin{array}{l} D y, D x \\ -(A y)-(A x) \end{array} \\ & \hline \end{aligned}$ | $\star \mathrm{U} * \mathrm{U}^{\star}$ | e |  |  |  | E |  | － |  |  |  |  |  | $\begin{aligned} & \mathrm{Dx}_{10}-\mathrm{Dy}_{10}-\mathrm{X} \rightarrow \mathrm{Dx}_{10} \\ & -(\mathrm{Ax})_{10}-(\mathrm{Ay})_{10}-\mathrm{X} \rightarrow-(\mathrm{Ax})_{10} \end{aligned}$ | Subtract BCD source and eXtend bit from destination，BCD result |
| Sce | B | d |  | d | － | d | d | d | d | d | d | d | － | － | － | $\begin{array}{r} \text { If ec is true then I's } \rightarrow \mathrm{d} \\ \text { else } \mathrm{d} \text { 's } \rightarrow \mathrm{d} \end{array}$ | $\begin{array}{r} \text { If ce true then } d . B=11111111 \\ \text { else } d . B=00000000 \end{array}$ |
| STIP |  | \＃п | \＃\＃\＃\＃\＃\＃ | － | － | － | － | － | － | － | － | － | － | － | 5 | \＃n $\rightarrow$ SR；STIP | Mave \＃n to SR，stap pracessar（Privileged） |
| SUB ${ }^{4}$ | BWL | $\begin{array}{\|l} \hline \mathrm{s}, \mathrm{Dn} \\ \mathrm{Dn}_{\mathrm{n}, \mathrm{~d}} \\ \hline \end{array}$ | ＊＊ | $\begin{aligned} & \mathrm{B} \\ & \mathrm{~B} \\ & \hline \end{aligned}$ | $\begin{gathered} \mathbf{s} \\ d^{4} \\ \hline \end{gathered}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{s} \\ & \mathrm{~d} \\ & \hline \end{aligned}$ | s | s | s <br>  <br>  <br> - | $\begin{aligned} & D_{n-s} \rightarrow D_{n} \\ & d-D_{n} \rightarrow d \end{aligned}$ | Subtract binary（SUBI ar SUBD used when source is \＃n．Prevent SUBD with \＃n．L） |
| SULBA ${ }^{4}$ | WL | s，Aп |  | s | E | s | s | s | s | $s$ | 5 | s | s | 5 | s | $\mathrm{An}_{\square} \mathrm{s} \rightarrow \mathrm{An}^{\text {a }}$ | Subtract address（．W sign－extended to ．L） |
| SUBI ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | － | d | d | d | d | d | d | d | － | － | s | $\mathrm{d}-\# \cap \rightarrow \mathrm{~d}$ | Subtract immediate from destination |
| SULBD ${ }^{4}$ | BWL | \＃n，d | ＊＊＊＊＊ | d | d | d | d | d | d | d | d | d | － | － | s | $\mathrm{d}-\# \mathrm{n} \rightarrow \mathrm{d}$ | Subtract quick immediate（\＃n range：Ito 8） |
| SULBX | BWL | $\begin{aligned} & \begin{array}{l} D y, D x \\ -(A y)-(A x) \end{array} \end{aligned}$ | ＊＊＊＊＊ | E |  | － | － | e | － | － | － | － | － |  | － | $\begin{aligned} & D x-D y-X \rightarrow D x \\ & -(A x)--(A y)-X \rightarrow-(A x) \end{aligned}$ | Subtract source and eXtend bit from destination |
| SWAP | W | Dп | －＊＊00 | d | － | － | － | － | － | － | － | － | － | － | － | bits［31： 1 B$] \longleftrightarrow \rightarrow$ bits［L5：D］ | Exchange the lf－bit halves of $\mathrm{D}_{\text {m }}$ |
| TAS | B | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$［ГR； $1 \rightarrow$ bit7 of d | N and Z set to reflect d ，bit7 of d set tol |
| TRAP |  | \＃п |  | － | － | － | － | － | － | － | － | － | － | － | s |  | Push PC and SR，PC set by vector table \＃n （\＃n range：D to 15） |
| TRAPV |  |  | －－－－－ | － | － | － | － | － | － | － | － | － | － | － | － | If V then TRAP \＃7 | If averflow，execute an Dverflow TRAP |
| TST | BWL | d | －＊＊00 | d | － | d | d | d | d | d | d | d | － | － | － | test d $\rightarrow$ LГR | N and Z set to reflect destination |
| UNLK |  | Aп |  | － | d | － | － | － | － | － | － | － | － | － | － | $A_{n} \rightarrow S_{\text {P }}(\mathrm{SP})+\rightarrow \mathrm{An}^{\text {a }}$ | Remove lacal workspace from stack |
|  | BWL | s．d | XNZVC | In | An | （An） | （ $\mathrm{A}^{\text {a }}$＋ | －（An） | （i．An） | （i．An，Rn） | abs．W | abs．L | （i， C ） | （i，PL．Rn） | \＃n |  |  |


|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ci | Condition | Test | c． | Condilition | Test |
| I | true | 1 | VL | overflow clear | IV |
| F | false | 0 | Vs | overflow set | V |
| $\mathrm{HIT}^{\text {a }}$ | tigher than | （C＋+ ） | Pl | plus | ！N |
| LS＂ | lower or same | ［＋1 | M | minus | N |
| HS＂． CL $^{\text {a }}$ | higher or samm | $1{ }^{\text {c }}$ | EF | greater or equal | $!(\mathbb{N} \oplus \mathrm{V})$ |
|  | lower than | ［ | LT | less than | $(\mathrm{N} \oplus \mathrm{V})$ |
| NE | not equal | 12 | GT | greater than | $![(\mathrm{N} \oplus \mathrm{V})+\mathrm{l}]$ |
| E1 | equal | z | LE | less or equal | $(\mathrm{N} \oplus \mathrm{V})+\mathrm{l}$ |

Revised by Peter Csaszar，Lawrence Tech University－2004－2006

An Address register（ $(15 / 32-$ bit，$n=\square-7$ ）
Dn Data register（ $8 / \mathrm{IF} / 32-$ bit，$n=\square-7$ ）
Rn any data or address register
s Source，d Destination
e Either source or destination
\＃n Immediate data，i Displacement
BCD Binary Coded Decimal
$\uparrow$ Effective address
Long only；all athers are byte only Assembler calculates offset

Assembler automatically uses A，I，© пг M form if possible．Use \＃n．L to prevent Quick optimization

SSP Supervisor Stack Pointer（32－bit）
USP User Stack Pointer（32－bit）
SP Active Stack Pointer（same as A7）
PC Program Counter（24－bit）
SR Status Register（IG－bit）
CCR Condition Code Register（lower 8－bits of SR）
N negative，Z zero，Voverflow，C carry，X extend
＊set according to operation＇s result，＝set directly －not affected，Dcleared，I set，U undefined

[^0]Last name:
First name:
Group:

## ANSWER SHEET TO BE HANDED IN

## Exercise 1

| Instruction | Memory | Register |
| :---: | :---: | :---: |
| Example | \$005000 54 AF 0040 E7 2148 C0 | $\begin{aligned} & \mathrm{A} 0=\$ 00005004 \\ & \mathrm{~A} 1=\$ 0000500 \mathrm{C} \end{aligned}$ |
| Example | \$005008 C9 1011 C8 D4 36 FF 88 | No change |
| MOVE.W \#0560, -6(A1) | \$005000 54 AF 0230 E7 2148 C0 | No change |
| MOVE.B - (A1), -57(A2,D0.W) | \$005010 13790180 C0 1A 2D 49 | A1 $=\$ 00005007$ |
| MOVE.B - 1 ( A 1$)$, \$4(A1, D2.L) | \$005008 C0 1011 C8 D4 36 1F 88 | No change |

Exercise 2

| Operation | Size <br> (bits) | Missing Number <br> (hexadecimal) | $\mathbf{N}$ | $\mathbf{Z}$ | $\mathbf{V}$ | $\mathbf{C}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 4570+\$ ?$ | 16 | $\$ 3 A 90$ | 1 | 0 | 1 | 0 |
| $\$ F 431 C 16 A+\$ ?$ | 32 | \$0BCE3E96 | 0 | 1 | 0 | 1 |

## Exercise 3

Values of registers after the execution of the program.
Use the 32-bit hexadecimal representation.

| D1 $=$ \$00000000 | D3 $=\$ 000000 \mathrm{FF}$ |
| :--- | :--- |
| D2 $=$ \$FFFFFF00 | D4 $=\$ 0000 \mathrm{FF} 21$ |

## Exercise 4

| SplitColor | move.b | $\mathrm{d} 0, \mathrm{~d} 3$ |
| :--- | :--- | :--- |
|  | ror. | $\# 8, \mathrm{~d} 0$ |
|  | move.b | $\mathrm{d} 0, \mathrm{~d} 2$ |
|  | ror. | $\# 8, \mathrm{~d} 0$ |
|  | move.b | $\mathrm{d} 0, \mathrm{~d} 1$ |
|  | swap | d 0 |
|  | rts |  |


| IsGray | movem.l d1-d3,-(a7) |  |
| :---: | :---: | :---: |
|  | jsr | SplitColor |
|  | cmp.b bne | $\begin{aligned} & \text { d1,d2 } \\ & \text { \false } \end{aligned}$ |
|  | cmp.b bne | $\begin{aligned} & \text { d1,d3 } \\ & \text { \false } \end{aligned}$ |
| \true | moveq.l bгa | $\begin{aligned} & \text { \#1,d0 } \\ & \text { \quit } \end{aligned}$ |
| \false \quit | moveq.l <br> movem.l <br> rts | \#0, d0 $(\mathrm{a} 7)+$ d1-d3 |


| IsAllGray | movem.l d7/a0,-(a7) |
| :---: | :---: |
|  | move.l d0,d7 |
| \loop | move.l (a0)+,d0 |
|  | jsr IsGray |
|  | tst.l d0 |
|  | beq \quit |
|  | subq.l \#1,d7 |
|  | bne \loop |
| \quit | movem.l (a7)+,d7/a0 ris |


[^0]:    Distributed under the GNU general public use license．

