Final Exam S4 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$0007003D A0 = \$00005000 PC = \$00006000 D1 = \$12340004 A1 = \$00005008 D2 = \$FFFFFFC A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Determine the missing number for each addition in order to match the given flags (use the hexadecimal representation). <u>If multiple answers are possible, choose</u> <u>the smallest one</u>.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#-218,d7
next1	moveq.l	#1,d1
	cmpi.b	#\$30,d7
		next2
	moveq.l	#2,d1
next2	move.l	d7,d2
	lsr.l	#8,d2
	ror.w	#4,d2
		#8,d2
next3	clr.l	d3
		#\$FFFFFFf,d0
loop3		#1,d3
•	subq.b	
	bne	loop3
next4	clr.l	d4
		#\$20,d0
loop4		#1,d4
	dbra	d0,loop4 ; DBRA = DBF

Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.**

A color is made up of three components (the red, green and blue components). A color is encoded in a 32bit word as follows: 00RRGGBB₁₆

- RR represents the red component (8-bit unsigned integer between 0₁₆ and FF₁₆).
- GG represents the green component (8-bit unsigned integer between 0₁₆ and FF₁₆).
- BB represents the blue component (8-bit unsigned integer between 0₁₆ and FF₁₆).

For instance:

- If the encoded value of a color is 002B048D₁₆, the red component is 2B₁₆, the green component is 04₁₆ and the blue component is 8D₁₆.
- The encoded value for the black color is 0000000₁₆.
- The encoded value for the white color is 00FFFFF₁₆.
- 1. Write the **SplitColor** subroutine that returns the three components of a color.
 - Input: **D0.L** holds a 32-bit encoded color (00RRGGBB₁₆).

<u>Outputs</u>: **D1.B** = Red component of the color (RR).

- **D2.B** = Green component of the color (GG).
 - **D3.B** = Blue component of the color (BB).

The SplitColor subroutine must contain 10 lines of instructions at the most (RTS included).

- 2. By using the **SplitColor** subroutine, write the **IsGray** subroutine that determines whether a color is in grayscale. That is, if the three components of the color are equal.
 - Input: **D0.L** holds a 32-bit encoded color (00RRGGBB₁₆).
 - <u>Output</u>: **D0.L** = 0 (false), if the color is not in grayscale.

D0.L = 1 (true), if the color is in grayscale.

The IsGray subroutine must contain 13 lines of instructions at the most (RTS included).

- 3. By using the **IsGray** subroutine, write the **IsAllGray** subroutine that determines whether all the colors in an array are in grayscale. Each element in the array is a 32-bit encoded color (00RRGGBB₁₆).
 - Inputs: **A0.L** points to the first element of an array of colors. **D0.L** holds the number of elements in the array.
 - <u>Output</u>: **D0.L** = 0 (false), if at least one color in the array is not in grayscale. **D0.L** = 1 (true), if all the colors in the array are in grayscale.

The IsAllGray subroutine must contain 13 lines of instructions at the most (RTS included).

		K Quic	-	-										m/EAS	-		t © 2004-2007 By: Chuck Kelly
)pcode		Operand	CCR											placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	Ап	(An)	(Ап)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
BCD	B	Dy,Dx	*U*U*	B	-	-	-	-	-	-	-	-	-	-	-	Dy ₁₀ + Dx ₁₀ + X → Dx ₁₀	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
DD ⁴	BWL		****	B	S	S	8	8	8	S	8	8	8	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		B	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA ⁴		s,An		S	В	S	S	S	S	8	8	8	S	8	8	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-	-	8	#n + d → d	Add immediate to destination
DDQ ⁴		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add quick immediate (#n range: 1 to 8)
DDX	BWL	Dy.Dx	****	В	-	-	-	-	-	-	i.	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND ⁴	BWL		-**00	B	-	S	S	S	8	8	8	8	8	S	s ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	q	d	-	-	S	#n AND d → d	Logical AND immediate to destination
NDI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
NDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	s	#n AND SR → SR	Logical AND immediate to SR (Privileged)
SL	BWL	Dx,Dy	****	е	-	-	-	-	-	-	-	-	-	-	-	X	Arithmetic shift Dy by Dx bits left/right
SR		#n.Dy		d	-	-	-	-	-	-	-	-	-	-	S		Arithmetic shift Dy #n bits L/R (#n: 1 to
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only
CC	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																address \rightarrow PC	(8 or 16-bit ± offset to address)
CHG	ΒL	Dn,d	*	в	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	NDT(bit n of d) \rightarrow bit n of d	invert the bit in d
CLR	ΒL		*	e	-	ď	ď	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	s	$0 \rightarrow \text{bit number of d}$	clear the bit in d
RA	BW ³	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad
SET		Dn,d	*	в	-	d	d	d	d	d	d	d	-	-	-	NDT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
011		#n,d		ď		d	d	d	d	d	d	ď	_	-	S	1 → bit n of d	set the bit in d
SR	BW ³	address ²		u	-	- u	- u	-		- u		-	-	-	8	$PC \rightarrow -(SP); address \rightarrow PC$	Branch to subroutine (8 or 16-bit ± offse
ak TST		Dn,d	*	el el	-	<u> </u>	- d		- d				- d		-		-
191	נום	un,a #n,d		d	-	b	d	b	-	d L	b	d d	d d	d		NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
111/	141		-*000		-	d	-	d	d	d	d		-	d	_	NDT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK		s,Dn		B	-	S	S	S	S	S	S	S	S	S	8	if Dn <d dn="" or="">s then TRAP</d>	Compare Dn with D and upper bound [s]
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	□→d	Clear destination to zero
MP ⁴		s,Dn	_****		s ⁴	S	S	S	S	5	S	S	S	S	s ⁴	set CCR with Dn – s	Compare Dn to source
MPA ⁴		s,An	_****	8	B	S	S	8	S	8	8	8	8	S	S	set CCR with An – s	Compare An to source
MPI ⁴		#n,d	_****	d	-	d	d	d	d	d	d	d	-	-	8	set CCR with d - #n	Compare destination to #n
MPM ⁴	BWL	(Ay)+,(Ax)+	_****	-	-	-	В	-	-	-	-	-	-	-	-	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and A
Bcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 $ ightarrow$ Dn	Test condition, decrement and branch
																if Dn <> -1 then addr \rightarrow PC }	(16-bit ± offset to address)
IVS	W	s,Dn	-***0	В	-	S	S	8	8	S	8	8	8	S	8	±32bit Dn / ±16bit s → ±Dn	Dn= (16-bit remainder, 16-bit quotient)
IVU	W	s,Dn	-***0	В	-	S	S	S	S	S	S	8	S	S	S	32bit Dn / 16bit s → Dn	Dn= (16-bit remainder, 16-bit quotient)
OR ⁴	BWL	Dn,d	-**00	B	-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XDR d \rightarrow d	Logical exclusive DR Dn to destination
ORI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
DRI ⁴	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
ORI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged
XG	L	Rx,Ry		в	B	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
LEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d		-	-	d	-	-	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
SR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address (
EA	1	u s,An		-	- -	-	-	-							-	$\uparrow_{s} \rightarrow An$	Load effective address of s to An
la INK	L			-	B	S	-	-	8	8	S	8	8	S	-	An \rightarrow -(SP); SP \rightarrow An;	
INK		An,#n		-	-	-	-	-	-	-	-		-	-	-		Create local workspace on stack
	DW	D. D	***0*		-										-	$SP + \#n \rightarrow SP$	(negative n to allocate space)
SL	RMF	Dx,Dy #- Du		B	-	-	-	-	-	-	-	-	-	-	-	X ₹ 1,• 0	Logical shift Dy, Dx bits left/right
SR	141	#n,Dy		d	-	-	-		-	-	-	-	-	-	8		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d	-**00	-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
IDVE ⁴		s,d			s ⁴	B	B	B	B	B	B	B	8	S		s → d	Move data from source to destination
IDVE	W	s,CCR		8	-	S	S	S	S	S	S	8	S	8		$s \rightarrow CCR$	Move source to Condition Code Register
IDVE	W	s,SR		S	-	S	S	S	S	S	S	S	8	S	8	$s \rightarrow SR$	Move source to Status Register (Privilege
IDVE		SR,d		d	-	d	d	d	d	d	d	d	-	-	-	$SR \rightarrow d$	Move Status Register to destination
IDVE	L	USP,An		-	d	-	-	-	-	-	-	E.	-	-	-	$USP \rightarrow An$	Move User Stack Pointer to An (Privilege
		An,USP		-	s	-	-	-	-	-	-	-	-	-	-	An → USP	Move An to User Stack Pointer (Privilege
	BWL	s,d	XNZVC			(An)	(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)			

Computer Architecture –	EPITA – S4	- 2022/2023
-------------------------	------------	-------------

	de Size Operand CCR Effective Address s=source, d=destination, e=either, i=displacement Operatio											n					
Opcode		Operand	CCR		-											Operation	Description
145915 44	BWL	s,d	XNZVC		An		(An)+	-(An)		(i,An,Rn)				(i,PC,Rn)	_		
MOVEA ⁴		s,An		8	B	S	S	S	S	S	8	S	8	8	8		Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn		-	-	8	S	-	S	S	8	S	8	8	-	$s \rightarrow \text{Registers}$	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-		Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	B	-	S	S	8	8	8	8	S	S	8	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	B	-	S	S	8	8	8	8	S	8	8	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	0-d → d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	🛛 - d - X → d	Negate destination with eXtend
NDP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NDT(d) \rightarrow d	Logical NDT destination (1's complement)
DR ⁴	BWL	s,Dn	-**00	В	-	S	S	S	S	S	S	S	8	8	s ⁴	s DR Dn → Dn	Logical DR
		Dn,d		B	-	d	d	d	d	d	d	d	-	-	-	Dn DR d \rightarrow d	(ORI is used when source is #n)
DRI ⁴	BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n DR d → d	Logical DR #n to destination
DRI ⁴	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	8		-	-	S	-	-	s	8	8	S	8	8	-	$\uparrow_{s} \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	- 1	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
RDR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
RDXL		Dx,Dy	***0*	е	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	s		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE				-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow SR; (SP) + \rightarrow PC	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	-	-	-	-	(SP) + \rightarrow CCR, (SP) + \rightarrow PC	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow PC$	Return from subroutine
SBCD	B	Dy,Dx	*U*U*	е	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
	-	-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111
555	-					1		ŭ			u					else D's \rightarrow d	$\mathbf{else} \mathbf{d} \mathbf{B} = 00000000$
STOP		#n	=====	-	-	-	-	-	-	-	-	-	-	-	5	$\#_n \rightarrow SR; STDP$	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	*****	в	s	S	S	S	S	8	S	S	S	S	s ⁴	$Dn - s \rightarrow Dn$	Subtract binary (SUBI or SUBQ used when
000		Dn,d		B	d ⁴	d	ď	ď	ď	ď	ď	d	-	-	<u> </u>	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴	WL	s,An		5	e B	S	s	u S	u S	u S	u S	u S	8	S	S	An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴		#n,d	*****	d d	-	d	d	d	d	d	d	d	-	-	8		
SUBQ ⁴	BWL	#n,d	*****	d	d	d	d	u d	d	d	d	d	-	-	8	d - #n \rightarrow dSubtract immediate from destinationd - #n \rightarrow dSubtract quick immediate (#n range: I t	
SUBX		Dy,Dx	****		<u>u</u> -			u	<u>u</u>		<u>u</u> -	<u>u</u>		-	-	$Dx - Dy - X \rightarrow Dx$ Subtract quick immediate (#n range: 1)	
2007	DYYL	uy.ux -(Ay),-(Ax)		е -	1	-		-		-	-	-	-	-	-	$(Ax) - (Ay) - X \rightarrow (Ax)$ destination	
DWAD	147		-**00		-	-	-	B	-		-	-			-	-(Ax)(Ay) – X → -(Ax) destination bits[31:16] ← → bits[15:0] Exchange the 16-bit halves of Dn	
SWAP	W	Dn	-**00	b	-	-	-	-	-	-	-	-	-	-	-		
TAS	B	d		d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR; 1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
TRACT																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn	Ап	(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

Cor	Condition Tests (+ DR, $!$ NDT, \oplus XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test				
Т	true	1	٧C	overflow clear	١V				
F	false	0	٨S	overflow set	٧				
HI	higher than	!(C + Z)	PL	plus	IN				
LSu	lower or same	C + Z	MI	minus	N				
HS", CCª	higher or same	10	GE	greater or equal	!(N ⊕ V)				
LO", CS*	lower than	C	LT	less than	(N ⊕ V)				
NE	NE not equal		GT	greater than	![(N ⊕ V) + Z				
EQ	Q equal		LE	less or equal	(N ⊕ V) + Z				

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)

- **Dn** Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- S Source, **d** Destination
- Either source or destination B
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ 1 Effective address
- Long only; all others are byte only
- 2 Assembler calculates offset 3
- Branch sizes: .8 or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, D or M form if possible. Use #n.L to prevent Duick optimization

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, \equiv set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Final Exam S4

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register		
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C		
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change		
MOVE.W #0560,-6(A1)				
MOVE.B -(A1),-57(A2,D0.W)				
MOVE.B -1(A1),\$4(A1,D2.L)				

Exercise 2

Operation	Size (bits)	Missing Number (hexadecimal)	Ν	Z	V	С
\$4570 + \$?	16		1	0	1	0
\$F431C16A + \$?	32		0	1	0	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$	D3 = \$					
D2 = \$	D4 = \$					

<u>Exercise 4</u>

SplitColor

IsAllGray