Key to Midterm Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Exercise 1 (5 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory</u> <u>and registers are reset to their initial values for each instruction</u>.

Initial values: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000 D1 = \$1000002 A1 = \$00005008 D2 = \$0000FFFF A2 = \$00005010 \$005000 54 AF 18 B9 E7 21 48 C0 \$005008 C9 10 11 C8 D4 36 1F 88 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (4 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the **N**, **Z**, **V** and **C** flags.

Exercise 3 (3 points)

Write the **SpaceCount** subroutine that returns the number of spaces in a string (ending with a null character). Except for the output registers, none of the data or address registers must be modified when the subroutine returns.

<u>Input</u> : **A0.L** points to a string whose number of spaces is to be found.

<u>Output</u> : **D0.L** returns the number of spaces in the given string.

Exercise 4 (2 points)

Answer the questions on the <u>answer sheet</u>.

Exercise 5 (6 points) Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

Main	move.l	#\$6789,d7	
next1	moveq.l tst.b bpl moveq.l	d7 next2	
next2	moveq.l cmpi.b ble moveq.l	#\$15,d7 next3	
next3	clr.l	d3 #\$AAAAAAA,d0	
loop3	addq.l	#1,d3 #1,d0 loop3	
next4	clr.l	d4 #\$AAAA,d0	
loop4	addq.l dbra	#1,d4	; DBRA = DBF
next5	move.l rol.l swap	d7,d5 #8,d5 d5	
next6	cmpi.w blt ror.w	d7,d6 #\$15,d7 next6_1 #4,d6 #4,d6	
next6_1	ror.l	#4,d6	
quit	illegal		

		K Quic	-											m/EAS	-		t © 2004-2007 By: Chuck Kelly
pcode		Operand	CCR											placemen		Operation	Description
	BWL	s,d	XNZVC			(Ап)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
BCD	B	Dy.Dx	*U*U*	B	-	-	-	-	-	-	-	1-	-	-	-	$Dy_{10} + Dx_{10} + X \rightarrow Dx_{10}$	Add BCD source and eXtend bit to
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-		-	-	-	$-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$	destination, BCD result
DD ⁴	BWL		****	B	S	8	S	8	8	S	8	S	8	S	s ⁴	s + Dn → Dn	Add binary (ADDI or ADDQ is used when
		Dn,d		В	ď	d	d	d	d	d	d	d	-	-	-	Dn + d → d	source is #n. Prevent ADDQ with #n.L)
DDA ⁴		s,An		8	В	S	S	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
DDI ⁴	BWL	#n,d	****	d	-	d	d	d	d	d	d	d	-	-	S	#n + d → d	Add immediate to destination
DDQ ⁴	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	8	#n + d → d	Add quick immediate (#n range: 1 to 8)
DDX	BWL	Dy,Dx	****	в	-	-	-	-	-	-	-	-	-	-	-	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay),-(Ax)		-	-	-	-	е	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
ND ⁴	BWL		-**00	е	-	5	S	8	S	8	8	S	8	S	s ⁴	s AND Dn \rightarrow Dn	Logical AND source to destination
		Dn,d		B	-	d	d	d	d	d	d	d	-	-	-	Dn AND d \rightarrow d	(ANDI is used when source is #n)
NDI ⁴	BWL	#n,d	-**00	d	-	d	d	ď	d	ď	d	d	-	-	8	#n AND d \rightarrow d	Looical AND immediate to destination
NDI ⁴	B	#n,CCR		-	-	-	-	-	-	-	-	-	-	-	S	$\#_n \text{ AND CCR} \rightarrow \text{CCR}$	Logical AND immediate to CCR
NDI ⁴	W	#n,5R		-	-	-	-	-	-	-	-	-	-	-	8	#n AND SR \rightarrow SR	Logical AND immediate to SR (Privileged)
SL		Dx,Dy	****	e	-	-		-	-	-	-	_	-	_	-	X	Arithmetic shift Dy by Dx bits left/right
SR	UNIL	#n,Dy		d	[_			1.						2			Arithmetic shift Dy #n bits L/R (#n:1 to
210	W	#11,09 d		u	[_	d	d	d	d	d	d	d		-	5		Arithmetic shift ds 1 bit left/right (.W only
	W ³			-	-			-	-				-		-		
CC	RM-	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
		D 1	*		<u> </u>	.										address \rightarrow PC	(8 or 16-bit ± offset to address)
CHG	ΒL	Dn,d	*	B	-	d	d	d	d	d	d	d	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	8	NDT(bit n of d) \rightarrow bit n of d	invert the bit in d
CLR	ΒL		*	B	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) $ ightarrow$ Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D \rightarrow bit number of d	clear the bit in d
RA		address ²		-	-	-	-	-	-	-	-	-	-	-	-	address \rightarrow PC	Branch always (8 or 16-bit ± offset to ad
SET	ΒL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	8	1 → bit n of d	set the bit in d
SR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	PC \rightarrow -(SP); address \rightarrow PC	Branch to subroutine (8 or 16-bit ± offse
TST	BL	Dn,d	*	в	-	d	d	d	d	d	d	d	d	d	-	NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	-	d	d	ď	d	ď	ď	d	ď	d	S	NDT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
HK	W	s,Dn	-*บบบ	E	-	S	s	S	S	S	S	5	s	S	5	if Dn <d dn="" or="">s then TRAP</d>	Compare Dn with D and upper bound [s]
LR	BWL	d	-0100	d	-	d	d	d	d	d	d	d	-	-	-	0 → d	Clear destination to zero
MP ⁴		s,Dn	_****	e	s ⁴	S	S	S	s	S	5	S	S	8	s ⁴	set CCR with Dn – s	Compare On to source
MPA ⁴		s,An	_****	5	B	S	5	S	S	5	S	5	5	8	8	set CCR with An – s	Compare An to source
MPI ⁴		#n,d	_****	۶ d	-	d d	d d	ه d	d d	d d	d d	۶ d	-	-		set CCR with d - #n	Compare destination to #n
MPN ⁴			_****	u	-			- U	- u		<u>u</u> -	<u>u</u> -			8	set CCR with (Ax) - (Ay)	
	BWL	(Ay)+,(Ax)+		-	-	-	B			-			-	-	-		Compare (Ax) to (Ay): Increment Ax and A
Bcc	W	Dn,addres ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc false then { Dn-1 \rightarrow Dn	Test condition, decrement and branch
			-***0		┣											if $Dn \leftrightarrow -1$ then addr $\rightarrow PC$ }	(16-bit ± offset to address)
IVS	W	s,Dn	-	B	-	8	8	S	8	8	8	S	S	S	8	± 32 bit Dn / ± 16 bit s $\rightarrow \pm Dn$	Dn= [16-bit remainder, 16-bit quotient]
IVU	W	s,Dn	-***0	B	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s → Dn	Dn= [16-bit remainder, 16-bit quotient]
DR ⁴	BWL		-**00		-	d	d	d	d	d	d	d	-	-	s ⁴	Dn XDR d \rightarrow d	Logical exclusive DR Dn to destination
DRI ⁴	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	8	#n XDR d → d	Logical exclusive DR #n to destination
ORI ⁴	B	#n,CCR	=====	-	-	-		-	-	-	-	-	-	-	8	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
DRI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged
XG	L	Rx,Ry		в	B	-	-	-	-	-	-	-	-	-	-	register $\leftarrow \rightarrow$ register	Exchange registers (32-bit only)
XT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W Dn.W \rightarrow Dn.L$	Sign extend (change .8 to .W or .W to .L)
LEGAL				-	-	-	-	-	-	-	-	-	-	-	-	$PC \rightarrow -(SSP); SR \rightarrow -(SSP)$	Generate Illegal Instruction exception
MP		d			-	d	-	-	d	d	d	d	d	d	-	$\uparrow d \rightarrow PC$	Jump to effective address of destination
mp SR		d		<u> </u>	Ē	d		-	d			d	d		-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	
	1			-	-	-	-			d	d			d	-		push PC, jump to subroutine at address of
EA	L	s,An		-	B	8	-	-	S	8	8	8	S	8	-	$\uparrow_s \rightarrow An$	Load effective address of s to An
INK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
							 	<u> </u>								$SP + #n \rightarrow SP$	(negative n to allocate space)
SL	BWL	Dx,Dy	***0*	В	-	-	-	-	-	-	-	-	-	-	-		Logical shift Dy, Dx bits left/right
SR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	8	→ X	Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	ď		-	-	d	d	d	d	d	d	d	-	-	-		Logical shift d 1 bit left/right (.W only)
IDVE ⁴	BWL	s,d	-**00	е	s ⁴	в	В	B	B	В	B	B	8	S	s ⁴	s → d	Move data from source to destination
IDVE	W	s,CCR	=====	5	-	S	S	S	S	S	S	S	s	8		$s \rightarrow CCR$	Move source to Condition Code Register
IDVE	W	s,SR	=====	8	-	S	S	S	8	5	S	5	5	8	8	$s \rightarrow SR$	Move source to Status Register (Privilege
DVE		SR,d		۶ d	E	d d	d d	۶ d	۶ d	d d	d d	۶ d	-	<u>ه</u>	-	$SR \rightarrow d$	Move Status Register to destination
				u	-							-		-	-		
IDVE	L	USP,An		-	d	-	-	-	-	-	-	-	-	-	-	$USP \rightarrow An$	Move User Stack Pointer to An (Privilege
	BWL	An,USP		-	S	-	-	-	-	-	-	-	-	-	-	An \rightarrow USP	Move An to User Stack Pointer (Privilege
		s,d	XNZVC	L Llm	I An	(An)	(An)+	-(An)	(iAn)	(iAn (Pn)	l ahe W	ahel	1647	(i,PC,Rn)	ttn.	1	1

Computer Architecture – H	EPITA – S3 –	2022/2023
---------------------------	--------------	-----------

	-															-	
Opcode		Operand	CCR											placemen		Operation	Description
	BWL	s,d	XNZVC		An	(An)	(An)+	-(Ап)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	_		
MOVEA ⁴		s,An		8	B	8	S	S	S	S	S	S	8	8	8	$s \rightarrow An$	Move source to An (MDVE s,An use MDVEA)
MOVEM ⁴	WL	Rn-Rn,d		-	-	d	-	d	d	d	d	d	-	-	-	Registers \rightarrow d	Move specified registers to/from memory
		s,Rn-Rn		-	-	8	S	-	S	8	S	8	8	8	-	s → Registers	(.W source is sign-extended to .L for Rn)
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	$Dn \rightarrow (i,An)(i+2,An)(i+4,A.$	Move Dn to/from alternate memory bytes
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	$(i,An) \rightarrow Dn(i+2,An)(i+4,A.$	(Access only even or odd addresses)
MOVEQ ⁴	L	#n,Dn	-**00	<u> </u>	-	-	-	-	-	-	-	-	-	-	-	#n → Dn	Move sign extended 8-bit #n to Dn
MULS	W	s,Dn	-**00	В	-	8	S	S	S	8	8	8	8	8	S	±16bit s * ±16bit Dn → ±Dn	Multiply signed 16-bit; result: signed 32-bit
MULU	W	s,Dn	-**00	B	-	8	S	S	S	8	S	S	8	8	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit
NBCD	B	d	*U*U*	d	-	d	d	d	d	d	d	d	-	-	-	$D - d_0 - X \rightarrow d$	Negate BCD with eXtend, BCD result
NEG		d	****	d	-	d	d	d	d	d	d	d	-	-	-	D-d→d	Negate destination (2's complement)
NEGX	BWL	d	****	d	-	d	d	d	d	d	d	d	-	-	-	D-d-X→d	Negate destination with eXtend
NDP				-	-	-	-	-	-	-	-	-	-	-	-	None	No operation occurs
NDT	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	NDT(d) \rightarrow d	Logical NDT destination (I's complement)
DR ⁴	BWL	s,Dn	-**00	B	-	S	S	S	S	8	S	S	8	8	s ⁴	s DR Dn \rightarrow Dn	Logical DR
		Dn,d		B	-	d	d	d	d	d	d	d	-	-	-	Dn DR d \rightarrow d	(DRI is used when source is #n)
DRI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-		#n DR d → d	Logical DR #n to destination
DRI ⁴	B	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-		#n DR CCR → CCR	Logical DR #n to CCR
DRI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical DR #n to SR (Privileged)
PEA	L	8		-	-	8	-	-	S	8	8	8	8	S	-	$\uparrow_s \rightarrow -(SP)$	Push effective address of s onto stack
RESET				-	-	-		-	ï	-	-	l.	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)
ROL	BWL	Dx,Dy	-**0*	В	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)
ror		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate d 1-bit left/right (.W only)
rdxl		Dx,Dy	***0*	B	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits L/R, X used then updated
RDXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)
RTE			=====	-	-	-	-	-	-	-	-	1-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)
RTR			=====	-	-	-	-	-	-	-	-	15	-	-	-	(SP) + \rightarrow CCR, (SP) + \rightarrow PC	Return from subroutine and restore CCR
RTS				-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine
SBCD	B	Dy,Dx	*U*U*	B	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from
		-(Ay),-(Ax)		-	-		-	В	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result
Scc	B	d		d	-	d	d	d	d	d	d	d	-	-	-	If cc is true then I's $ ightarrow$ d	If cc true then d.B = 11111111
																else D's $ ightarrow$ d	else d.B = 0000000
STOP		#n	=====	-	-	-	-	-	-	-	-	1-	-	-		#n → SR; STDP	Move #n to SR, stop processor (Privileged)
SUB ⁴	BWL	s,Dn	****	В	S	8	S	S	S	8	8	S	S	8	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBQ used when
		Dn,d		В	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)
SUBA ⁴		s,An		S	B	S	S	S	S	8	8	S	8	S		An - s → An	Subtract address (.W sign-extended to .L)
SUBI ⁴		#n,d	****	d	-	d	d	d	d	d	d	d	-	-		d - #n → d	Subtract immediate from destination
SUBQ ⁴	BWL	#n,d	****	d	d	d	d	d	d	d	d	d	-	-	S	d - #n → d Subtract quick immediate (#n range	
SUBX	BWL	Dy,Dx	****	е	-	-	-	-	-	-	-	E.	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from
		-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)(Ay) - X \rightarrow -(Ax)$	destination
SWAP	W	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$bits[31:16] \leftarrow \rightarrow bits[15:0]$	Exchange the 16-bit halves of Dn
TAS	B	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR$: $1 \rightarrow bit7$ of d	N and Z set to reflect d, bit7 of d set to 1
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP); SR \rightarrow -(SSP);$	Push PC and SR, PC set by vector table #n
																(vector table entry) \rightarrow PC	(#n range: 0 to 15)
TRAPV				-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP
TST	BWL	d	-**00	d	-	d	d	d	d	d	d	d	-	-	-	test d \rightarrow CCR	N and Z set to reflect destination
UNLK		An		-	d	-	-	-	-	-	-	-	-	-	-	An \rightarrow SP; (SP)+ \rightarrow An	Remove local workspace from stack
	BWL	s,d	XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
	I RM L	s,d	XNZVC	Un	ĂП	(An)	(An)+	-(An)	(i,An)	(i,An,Kn)	abs.W	aps.r	(i,PC)	(i,PC,Rn)	#n		

Condition Tests (+ DR, !NDT, ⊕ XDR; " Unsigned, " Alternate cc)								
CC	Condition	Test	CC	Condition	Test			
T	true	1	٧C	overflow clear	١V			
F	false	0	٨S	overflow set	٧			
HI⁰	higher than	!(C + Z)	PL	plus	1N			
LS"	lower or same	C + Z	MI	minus	N			
HS", CC°	higher or same	10	GE	greater or equal	!(N⊕V)			
LD", CS*	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	1Z	GT	greater than	![(N ⊕ V) + Z]			
EQ. equal		Z	LE less or equal		(N ⊕ V) + Z			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7)

Dn Data register (8/16/32-bit, n=0-7)

Rn any data or address register

S Source, **d** Destination

Either source or destination B

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ 1 Effective address

- Long only; all others are byte only
- 2 Assembler calculates offset 3

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes 4

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

SSP Supervisor Stack Pointer (32-bit) USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

- not affected, O cleared, 1 set, U undefined

* set according to operation's result, \equiv set directly

PC Program Counter (24-bit)

SR Status Register (16-bit)

Distributed under the GNU general public use license.

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #\$55,(A1)+	\$005008 00 00 00 55 D4 36 1F 88	A1 = \$0000500C
MOVE.B \$500D,2(A1)	\$005008 C9 10 36 C8 D4 36 1F 88	No change
MOVE.W #\$500D,-(A2)	\$005008 C9 10 11 C8 D4 36 50 0D	A2 = \$0000500E
MOVE.B 5(A0),-7(A2,D2.W)	\$005008 21 10 11 C8 D4 36 1F 88	No change
MOVE.L -4(A1),-5(A1,D0.W)	\$005008 E7 21 48 CO D4 36 1F 88	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	Ν	Z	V	С
\$FF + \$02	8	\$01	0	0	0	1
\$00FF + \$0002	16	\$0101	0	0	0	0
\$FFFF + \$FFFF	16	\$FFFE	1	0	0	1
\$FFFFFFFF + \$80000000	32	\$7FFFFFF	0	0	1	1

<u>Exercise 3</u>

SpaceCount	movem.l d1/a0,-(a7)
	clr.l d0	
\loop	move.b (a0)+,d1 beq \quit	
	cmp.b #' ',d1 bne \loop	
	addq.l <mark>#1,d0</mark> bra \loop	
\quit	movem.l (a7)+,d1 rts	/a0

Exercise 4

Question	Answer
Give three assembler directives.	ORG, DC, EQU
How many status registers does the 68000 have?	Only one
What is the size of the CCR register?	8 bits
Which 68000 mode has limited privileges?	The user mode

Exercise 5

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.								
D1 = \$00000002	D3 = \$0000AAAA	D5 = \$89000067						
D2 = \$00000001	D4 = \$0000AAAB	D6 = \$70000968						