Key to Final Exam S3 Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Do not use a pencil or red ink.

Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$ff,d7
next1
            moveq.l #1,d1
            cmpi.w #$fe,d7
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmpi.b #$fe,d7
                    next3
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.l
                    #518,d0
loop3
            addq.l
                    #1,d3
            subq.b
                    #2,d0
                    loop3
                    d4
next4
            clr.l
            clr.l
                    d0
loop4
            addq.l
                    #1,d4
                    d0,loop4
            dbra
                                   : DBRA = DBF
```

Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write the **GetStart** subroutine that returns the address of the first occurrence of a character in a string.

<u>Input</u>: **A0.L** points to a string of characters.

D0.B holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **A0.L** points to the first occurrence of C in the string.

Be careful. The GetStart subroutine must contain 4 lines of instructions at the most.

2. Write the **GetEnd** subroutine that returns the address located right after the last character in a sequence of identical characters. We consider that a sequence of identical characters can be made up of either a single character or several identical characters.

<u>Input</u>: **A0.L** points to a non-null character in a string. We call this character C. Output:

- If the character that follows C is different from C, then **A0.L** will point to the character that follows C.
- If there are several C characters in a row, then **A0.L** will point to the character that follows the last C.

For instance, let us consider the following string: "Heeeellooooo Wooorld"

- If **A0.L** points to "H", the returned address will be that of the first "e".
- If **A0.L** points to the first "e", the returned address will be that of the first "l".
- If **A0.L** points to the first "l", the returned address will be that of the first "o".
- If **A0.L** points to the first "o", the returned address will be that of the space character.
- If **A0.L** points to "r", the returned address will be that of the last "l".
- If **A0.L** points to "d", the returned address will be that of the null character.

Be careful. The GetEnd subroutine must contain 12 lines of instructions at the most.

Key to Final Exam S3 2/8

3. By using the **GetStart** and **GetEnd** subroutines, write the **SuccessiveCount** subroutine that counts the number of characters in a sequence of identical characters. Such a sequence is in a string. If several sequences based on the same character are in the string, only the first sequence must be taken into account.

<u>Input</u>: **A0.L** points to a string of characters.

D0.B holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **D0.L** holds the number of C characters in a row from the first C.

For instance, let us consider that **A0.L** points to the following string: "Heeeellooooo Wooorld"

- If **D0.B** holds "H", the returned value will be 1.
- If **D0.B** holds "e", the returned value will be 4.
- If **D0.B** holds "l", the returned value will be 2.
- If **D0.B** holds "o", the returned value will be 5.
- If **D0.B** holds "W", the returned value will be 1.
- If **D0.B** holds "d", the returned value will be 1.

Be careful. The SuccessiveCount subroutine must contain 12 lines of instructions at the most.

Key to Final Exam S3 3/8

Key to Final Exam S3 4/8

		K Quic	k Ref	fer	en	ce	v1.	8	htt	p://www	w.wo	wgw	ер.со	m/EAS	y68	BK.htm Copyright	t © 2004-2007 By: Chuck Kelly
Opcode		Operand	CCR			tive	Addres							placemen		Operation	Description
	BWL	s,d	XNZVC	Dn	Ап	(Ап)	(Ап)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		
ABCD	В	Dy,Dx -(Ay),-(Ax)	*U*U*	- B	-	-	-	- В	-		-	-	-		-	$\begin{array}{l} Dy_{10} + Dx_{10} + X \rightarrow Dx_{10} \\ -(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10} \end{array}$	Add BCD source and eXtend bit to destination, BCD result
ADD ⁴	BWL	s,Dn Dn,d	****	B	s d ⁴	g	g S	s s	s s	g S	g S	s d	2 -	2	s ⁴	$s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$	Add binary (ADDI or ADDI is used when source is #n. Prevent ADDI with #n.L)
ADDA ⁴	WL	s,An		S	В	S	8	S	S	S	S	S	S	S	S	s + An → An	Add address (.W sign-extended to .L)
ADDI ⁴	BWL	#n,d	****	q	-	q	q	d d	q	q	q	q	-	-	2	#n + d → d	Add immediate to destination
ADDQ 4	BWL	#n,d	****	d	d	q	d	d	d	d	d	d	-	_	2	#n+d → d	Add quick immediate (#n range: 1 to 8)
ADDX		Dy,Dx	****	u B	_ u	_ u	- u	- -	_ u	_ u 	- u	- u	-	-	- 8	$Dy + Dx + X \rightarrow Dx$	Add source and eXtend bit to destination
		-(Ay)(Ax)		-	-	-	-	- B	-	-	-	-	-	-	-	$-(Ay) + -(Ax) + X \rightarrow -(Ax)$	
AND ⁴	BWL	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S ⁴	s AND Dn → Dn	Logical AND source to destination
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	_	Dn AND d → d	(ANDI is used when source is #n)
ANDI ⁴		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n AND d → d	Logical AND immediate to destination
ANDI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND CCR → CCR	Logical AND immediate to CCR
ANDI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n AND SR → SR	Logical AND immediate to SR (Privileged)
ASL	BWL	Dx,Dy	****	В	-	-	-	-	-	-	-	-	-	-	-	X 📥 u	Arithmetic shift Dy by Dx bits left/right
ASR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	× × × × × × × × × × × × × × × × × × ×	Arithmetic shift Dy #n bits L/R (#n: 1 to 8
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Arithmetic shift ds 1 bit left/right (.W only)
Bcc	BM ₃	address ²		-	-	-	-	-	-	-	-	-	-	-	-	if cc true then	Branch conditionally (cc table on back)
																$address \rightarrow PC$	(8 or 16-bit ± offset to address)
BCHG	BL	Dn,d	*	БI	-	q	d	d	d	d	d	q	-	-	-	NDT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	NDT(bit n of d) \rightarrow bit n of d	invert the bit in d
BCLR	BL	Dn,d	*	Б	-	d	d	d	d	d	d	d	-	-	-	NOT(bit number of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	d	d	d	d	-	-	S	D → bit number of d	clear the bit in d
BRA	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-	address → PC	Branch always (8 or 16-bit ± offset to addr
BSET	BL	Dn,d	*	el	-	d	d	d	d	d	d	d	-	-	-	NOT(bit n of d) \rightarrow Z	Set Z with state of specified bit in d then
		#n,d		ď	-	d	d	d	ď	ď	ď	d	-	-	S	1 → bit n of d	set the bit in d
BSR	BW3	address ²		-	-	-	-	-	-	-	-	-	-	-	-		Branch to subroutine (8 or 16-bit ± offset)
BTST	B L	Dn,d	*	еl	-	р	Ь	d	д	d	d	d	d	d	-	NDT(bit Dn of d) \rightarrow Z	Set Z with state of specified bit in d
		#n,d		ď	_	ď	ď	ď	ď	ď	ď	ď	ď	ď	S	NOT(bit #n of d) \rightarrow Z	Leave the bit in d unchanged
CHK	W	s,Dn	-*000	В	-	2	2	S	S	S	2	2	S	2	S	if Dn<0 or Dn>s then TRAP	Compare On with O and upper bound (s)
CLR	BWL	d	-0100	ď	-	q	ď	q	q	d	ď	q	-	-	-		Clear destination to zero
CMP 4		s,Dn	_***	В	s ⁴	S	S	S	S	S	S	S	S	S	s ⁴	set CCR with Dn – s	Compare On to source
CMPA ⁴	WL	s,An	_***	2	В	2	2	S	S	S	8	S	S	2	8	set CCR with An - s	Compare An to source
CMPI 4	BWL	#n,d	_***	q	-	q	q	q	q	q q	d d	q	-	- 2	2	set CCR with d - #n	Compare Air to source Compare destination to #n
CMPM 4	BWL	(Ay)+,(Ax)+	_***	u	Ė	_ u		-	_ u	_ u	- u	- -	-		2	set CCR with (Ax) - (Ay)	Compare (Ax) to (Ay); Increment Ax and Ay
DBcc	W	Dn,addres ²		-	-	-	- -	-	-	-	-	-	-	-	-	if cc false then $\{Dn-1 \rightarrow Dn\}$	Test condition, decrement and branch
DU (D		_														if Dn <> -1 then addr → PC }	(16-bit ± offset to address)
ZVID	W	s,Dn	-***0	В	-	S	S	S	S	S	S	S	S	2	8	±32bit Dn / ±16bit s → ±Dn	Dn= [16-bit remainder, 16-bit quotient]
DIVU	W	s,Dn	-***0	В	-	S	S	S	S	S	S	S	S	S	S	32bit Dn / 16bit s \rightarrow Dn	Dn= (16-bit remainder, 16-bit quotient)
EDR ⁴		Dn,d	-**00	6	-	d	d	d	d	d	d	d	-	-	S4	Dn XDR d → d	Logical exclusive DR Dn to destination
		#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EDRI 4	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR CCR → CCR	Logical exclusive DR #n to CCR
EDRI ⁴	W	#n,SR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n XDR SR → SR	Logical exclusive DR #n to SR (Privileged)
EXG	L	Rx,Ry		В	8	-	-	-	-	-	-	-	-	-	-	register ←→ register	Exchange registers (32-bit only)
EXT	WL	Dn	-**00	d	-	-	-	-	-	-	-	-	-	-	-	$Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$	Sign extend (change .B to .W or .W to .L)
ILLEGAL				-	<u> </u>		-	-	•	-	-	-	-	ı		PC→-(SZP); SR→-(SZP)	Generate Illegal Instruction exception
JMP		d		-	-	d	-	-	d	d	d	d	d	d	-	^d → PC	Jump to effective address of destination
JSR		d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP); \uparrow d \rightarrow PC$	push PC, jump to subroutine at address d
LEA	L	s,An		-	В	8	-	-	8	S	8	8	8	2	-	↑s → An	Load effective address of s to An
LINK		An,#n		-	-	-	-	-	-	-	-	-	-	-	-	$An \rightarrow -(SP); SP \rightarrow An;$	Create local workspace on stack
																SP + #n → SP	(negative n to allocate space)
LSL	RWI	Dx,Dy	***0*	В	-	-	-	-	-	-	-	-	-	-	-	X- -	Logical shift Dy, Dx bits left/right
LSR	-11 L	#п,Dy		ď	_	_	_	-	_	_	_	_	-	-	S		Logical shift Dy, #n bits L/R (#n: 1 to 8)
	W	d d		-	-	d	d	Ь	д	d	d	d	_	-	-		Logical shift d 1 bit left/right (.W only)
MOVE ⁴		s,d	-**00	В	s ⁴	B	e B	e B	e B	B	e B	B	S	8	s ⁴	$s \rightarrow d$	Move data from source to destination
MOVE	W	s,CCR	=====	2	9		_								2	$s \rightarrow CCR$	Move source to Condition Code Register
MOVE	W	s,5R		_	Ē	S	2	S	2	S	2	S	8	2	-	z → 2K	Move source to Condition Gode Register Move source to Status Register (Privileged)
		2K'q		2	Ė	2	2	2	2	2	2	2	S	2	S	$SL \rightarrow q$	
MOVE	W			d	-	d	d	d	d	d	d	d	-	-	-		Move Status Register to destination
MOVE	L	nA,92U		-	q	-	-	-	-	-	-	-	-	-	-	USP → An	Move User Stack Pointer to An (Privileged)
	Ditti	An,USP	373377	-	S	- '	-	- /1 `		-	- "	, -	- /- DE\	- · ·	- n	An → USP	Move An to User Stack Pointer (Privileged)
	BWL	b,z	XNZVC	Dn	LΑπ	(An)	(Ап)+	-(An)	(i,An)	(i,An,Rn)	W.zd6	abs.L	(i,PC)	(i,PC,Rn)	#n		

Opcode	Size	Operand	CCR	E	ffer	tive.	Addres	S S=S	DUCCE. I	d=destina	tion, e	n, e=either, i=displacement		t	Operation	Description		
-р	BWL	s,d	XNZVC											(i,PC,Rn)				
MOVEA ⁴		s,An		S	В	S	2	S	S	2	S	S	S	S	S	s → An	Move source to An (MDVE s,An use MDVEA)	
MOVEM ⁴		Rn-Rn,d		-	-	d	-	Д	d	d	d	d	-	-	-	Registers → d	Move specified registers to/from memory	
		s,Rn-Rn		-	-	S	S	-	S	8	S	S	S	s	-	s → Registers	(.W source is sign-extended to .L for Rn)	
MOVEP	WL	Dn,(i,An)		S	-	-	-	-	d	-	-	-	-	-	-	Dn → (i,An)(i+2,An)(i+4,A.	Move Dn to/from alternate memory bytes	
		(i,An),Dn		d	-	-	-	-	S	-	-	-	-	-	-	(i,An) → Dn(i+2,An)(i+4,A.	(Access only even or odd addresses)	
MOVEQ ⁴	L	#n,Dn	-**00	d	1	-	-	-	-	-	-	-	-	-	S	#n → Dn	Move sign extended 8-bit #n to Dn	
MULS	W	s,Dn	-**00	В	1	S	S	S	S	S	S	8	S	S	S	±16bit s * ±16bit On → ±On	Multiply signed 16-bit; result: signed 32-bit	
MULU	W	s,Dn	-**00	В	-	S	S	S	S	S	S	S	S	S	S	16bit s * 16bit Dn → Dn	Multiply unsig'd 16-bit; result: unsig'd 32-bit	
NBCD	В	q	*U*U*	Р	-	q	d	Р.	р	Р	q	р	-	-	-	$\square - d_{\Omega} - X \rightarrow d$	Negate BCD with eXtend, BCD result	
NEG	BWL		****	р	1	d	d	Р	р	d	d	q	1	-	-	□ - d → d	Negate destination (2's complement)	
NEGX	BWL	q	****	р	1	d	d	Р	Р	р	р	q	1	-	-	$D - q - \chi \rightarrow q$	Negate destination with eXtend	
NDP				-	ı	-	-	-	ı	-	-	-	ı	-	-	None	No operation occurs	
NOT	BWL		-**00	d	1	d	d	Р	Ь	d	d	d	1	-	-	$NDT(d) \rightarrow d$	Logical NDT destination (1's complement)	
OR ⁴	BWL	s,Dn	-**00	В	-	S	S	S	S	8	S	8	S	S	s ⁴	s DR Dn \rightarrow Dn	Logical DR	
		Dn,d		В	-	d	d	d	d	d	d	d	-	-	-	On DR d \rightarrow d	(DRI is used when source is #n)	
ORI ⁴	BWL		-**00	d	1	d	d	d	d	d	d	d	ı	-	S	#n DR d → d	Logical DR #n to destination	
DRI ⁴	В	#n,CCR	=====	-	-	-	-	-	-	-	-	-	-	-	S	#n DR CCR → CCR	Logical DR #n to CCR	
DRI ⁴	W	#n,SR		-	-	-	-	-	-	-	-	-	-	-	S	#n DR SR → SR	Logical DR #n to SR (Privileged)	
PEA	L	S		-	-	S	-	-	8	S	S	8	8	S	-	$\uparrow_z \rightarrow -(SP)$	Push effective address of s onto stack	
RESET				-	-	-	-	-	-	-	-	-	-	-	-	Assert RESET Line	Issue a hardware RESET (Privileged)	
ROL	BWL	Dx,Dy	-**0*	В	-	-	-	-	-	-	-	-	-	-	-		Rotate Dy, Dx bits left/right (without X)	
RDR		#п,Оу		d	-	-	-	-	-	-	-	-	-	-	S		Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-	<u>></u> :	Rotate d 1-bit left/right (.W only)	
RDXL	BWL	Dx,Dy	***0*	В	-	-	-	-	-	-	-	-	-	-	-	C T X	Rotate Dy, Dx bits L/R, X used then updated	
ROXR		#n,Dy		d	-	-	-	-	-	-	-	-	-	-	S	X 📥 C	Rotate Dy, #n bits left/right (#n: 1 to 8)	
	W	d		-	-	d	d	d	d	d	d	d	-	-	-		Rotate destination 1-bit left/right (.W only)	
RTE			=====	-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow SR; (SP)+ \rightarrow PC$	Return from exception (Privileged)	
RTR				-	-	-	-	-	-	-	-	-	-	-	-	$(SP)+ \rightarrow CCR, (SP)+ \rightarrow PC$	Return from subroutine and restore CCR	
RTS	_			-	-	-	-	-	-	-	-	-	-	-	-	(SP)+ → PC	Return from subroutine	
ZBCD	В	Dy.Dx	*U*U*	6	-	-	-	-	-	-	-	-	-	-	-	$Dx_{10} - Dy_{10} - X \rightarrow Dx_{10}$	Subtract BCD source and eXtend bit from	
_	_	-(Ay),-(Ax)		-	-	-	-	В	-	-	-	-	-	-	-	$-(Ax)_{10}(Ay)_{10} - X \rightarrow -(Ax)_{10}$	destination, BCD result	
Scc	В	d		d	-	d	d	q	d	d	d	d	-	-	-	If cc is true then I's \rightarrow d	If cc true then d.B = 111111111	
2722																else D's → d	else d.B = 00000000	
STOP	Distri	#n		-	-	-	-	-	-	-	-	-	-	-		#n → SR; STOP	Move #n to SR, stop processor (Privileged)	
SUB 4	BWL	s,Dn	****	В	S	S	S	S	S	S	S	S	S	S	s ⁴	Dn - s → Dn	Subtract binary (SUBI or SUBI) used when	
BUDA A	1471	Dn,d		8	d ⁴	d	d	d	d	d	d	d	-	-	-	d - Dn → d	source is #n. Prevent SUBQ with #n.L)	
SUBA 4		s,An	****	S	8	S	2	S	2	S	S	2	2	2	S	An - s → An	Subtract address (.W sign-extended to .L)	
SUBI 4	BWL			q	-	d	d	d	q	ď	d	d	-	-		d - #n → d	Subtract immediate from destination	
SUBQ 4		#n,d	****	d	d	d	d	d	d	d	d	d	-	-	2	d - #n → d	Subtract quick immediate (#n range: 1 to 8)	
ZNBX	RMT	Dy,Dx	****	В	-	-	-	-	-	-	-	-	-	-	-	$Dx - Dy - X \rightarrow Dx$	Subtract source and eXtend bit from	
DWAD	141	-(Ay),-(Ax)	**00	-	-	-	-	В	-	-	-	-	-	-	-	-(Ax)(Ay) - X → -(Ax)	destination	
SWAP		Dn	-**00	q	-	-	-	-	-	-	-	-	-	-	-	bits[31:16] ← → bits[15:0]	Exchange the 16-bit halves of On	
TAS	В	d "	-**00	d	-	d	d	Д	d	d	d	d	-	-	-	test d→CCR; 1 → bit7 of d	N and Z set to reflect d, bit7 of d set to 1	
TRAP		#n		-	-	-	-	-	-	-	-	-	-	-	S	$PC \rightarrow -(SSP): SR \rightarrow -(SSP):$	Push PC and SR, PC set by vector table #n	
TDADV				-												(vector table entry) → PC	(#n range: 0 to 15)	
TRAPV	DM			-	-	-	-	-	-	-	-	-	-	-	-	If V then TRAP #7	If overflow, execute an Overflow TRAP	
	BWL		-**00	d	-	d	d	d	d	d	d	d	-	-	-	test $d \rightarrow CCR$	N and Z set to reflect destination	
UNLK		An		- D	4	- // `	- // `	- // \	- (.)	- /· A - 17 - 1	- 1		- /- DD\	- · · · · · · ·	- س	$An \rightarrow SP$; (SP)+ $\rightarrow An$	Remove local workspace from stack	
	BWL	s,d	XNZVC	пп	ΑП	(AII)	(Ап)+	-(Ап)	(I,AII)	(I,An,Kn)	W.ZOB	30S.L	(1,46)	(i,PC,Rn)	#N			

Cor	Condition Tests (+ DR, ¶NDT, ⊕ XDR; " Unsigned, " Alternate cc)							
CC	Condition	Test	CC	Condition	Test			
T	true	1	٧C	overflow clear	١٧			
F	false	0	ΛZ	overflow set	٧			
ΗI"	higher than	!(C + Z)	PL	plus	!N			
T2n	lower or same	C + Z	MI	minus	N			
HZ", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)			
LO", CS®	lower than	C	LT	less than	(N ⊕ V)			
NE	not equal	! Z	GT	greater than	$![(N \oplus V) + Z]$			
EQ.	equal	2	LE	less or equal	$(N \oplus V) + Z$			

Revised by Peter Csaszar, Lawrence Tech University - 2004-2006

An Address register (16/32-bit, n=0-7) **On** Data register (8/16/32-bit, n=0-7)

Rn any data or address register

Source, d Destination Either source or destination

#n Immediate data, i Displacement **BCD** Binary Coded Decimal

Effective address

Long only; all others are byte only

2 Assembler calculates offset SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend * set according to operation's result, = set directly

- not affected, O cleared, 1 set, U undefined

Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: Group: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF 00 40 E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 FF 88	No change
MOVE.L #2943,4(A0)	\$005000 54 AF 18 B9 00 00 0B 7F	No change
MOVE.B \$5011,34(A2,D1.L)	\$005010 13 79 79 80 42 1A 2D 49	No change
MOVE.W 18(A0),-24(A0,D2.W)	\$005000 01 80 18 B9 E7 21 48 C0	No change

Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	C
\$5D + \$6F	8	\$CC	1	0	1	0
\$87654321 + \$ABCDEF00	32	\$33333221	0	0	1	1

Exercise 3

Values of registers after the execution of the program. Use the 32-bit hexadecimal representation.						
D1 = \$00000002	D3 = \$00000003					
D2 = \$00000002	D4 = \$0000001					

Exercise 4

```
GetStart cmp.b (a0)+,d0 bne GetStart subq.l #1,a0 rts
```

```
GetEnd move.l d0,-(a7)

move.b (a0)+,d0

loop cmp.b (a0)+,d0
beq loop

subq.l #1,a0
move.l (a7)+,d0
rts
```

```
SuccessiveCount move.l a0,-(a7)

jsr GetStart
move.l a0,d0

jsr GetEnd
suba.l d0,a0
move.l a0,d0

move.l (a7)+,a0
rts
```