

Key to Final Exam S3

Computer Architecture

Duration: 1 hr 30 min

Write answers only on the answer sheet.

Do not use a pencil or red ink.

Exercise 1 (3 points)

Complete the table shown on the [answer sheet](#). Write down the new values of the registers (except the PC) and memory that are modified by the instructions. **Use the hexadecimal representation. Memory and registers are reset to their initial values for each instruction.**

Initial values: D0 = \$FFFF0005 A0 = \$00005000 PC = \$00006000
 D1 = \$FFFFFFE0 A1 = \$00005008
 D2 = \$AAAA0018 A2 = \$00005010

\$005000 54 AF 18 B9 E7 21 48 C0
 \$005008 C9 10 11 C8 D4 36 1F 88
 \$005010 13 79 01 80 42 1A 2D 49

Exercise 2 (2 points)

Complete the table shown on the [answer sheet](#). Give the result of the additions and the values of the N, Z, V and C flags.

Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the [answer sheet](#).

```

Main      move.l  #$ff,d7
next1     moveq.l #1,d1
          cmpi.w  #$fe,d7
          ble    next2
          moveq.l #2,d1
next2     moveq.l #1,d2
          cmpi.b #$fe,d7
          ble    next3
          moveq.l #2,d2
next3     clr.l   d3
          move.l #518,d0
loop3     addq.l #1,d3
          subq.b #2,d0
          bne   loop3
next4     clr.l   d4
          clr.l   d0
loop4     addq.l #1,d4
          dbra  d0,loop4      ; DBRA = DBF
  
```

Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write the **GetStart** subroutine that returns the address of the first occurrence of a character in a string.

Input: **A0.L** points to a string of characters.

D0.B holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **A0.L** points to the first occurrence of C in the string.

Be careful. The GetStart subroutine must contain 4 lines of instructions at the most.

2. Write the **GetEnd** subroutine that returns the address located right after the last character in a sequence of identical characters. We consider that a sequence of identical characters can be made up of either a single character or several identical characters.

Input: **A0.L** points to a non-null character in a string. We call this character C.

Output:

- If the character that follows C is different from C, then **A0.L** will point to the character that follows C.
- If there are several C characters in a row, then **A0.L** will point to the character that follows the last C.

For instance, let us consider the following string: “Heeeellooooo Woorld”

- If **A0.L** points to “H”, the returned address will be that of the first “e”.
- If **A0.L** points to the first “e”, the returned address will be that of the first “l”.
- If **A0.L** points to the first “l”, the returned address will be that of the first “o”.
- If **A0.L** points to the first “o”, the returned address will be that of the space character.
- If **A0.L** points to “r”, the returned address will be that of the last “l”.
- If **A0.L** points to “d”, the returned address will be that of the null character.

Be careful. The GetEnd subroutine must contain 12 lines of instructions at the most.

3. By using the **GetStart** and **GetEnd** subroutines, write the **SuccessiveCount** subroutine that counts the number of characters in a sequence of identical characters. Such a sequence is in a string. If several sequences based on the same character are in the string, only the first sequence must be taken into account.

Input: **A0.L** points to a string of characters.

D0.B holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **D0.L** holds the number of C characters in a row from the first C.

For instance, let us consider that **A0.L** points to the following string: “Heeeellooooo Woorld”

- If **D0.B** holds “H”, the returned value will be 1.
- If **D0.B** holds “e”, the returned value will be 4.
- If **D0.B** holds “l”, the returned value will be 2.
- If **D0.B** holds “o”, the returned value will be 5.
- If **D0.B** holds “W”, the returned value will be 1.
- If **D0.B** holds “d”, the returned value will be 1.

Be careful. The SuccessiveCount subroutine must contain 12 lines of instructions at the most.

EASy68K Quick Reference v1.8

<http://www.wowgwp.com/EASy68K.htm>

Copyright © 2004-2007 By: Chuck Kelly

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement | | | | | | | | | | | | | Operation | Description | |
|-------------------|-----------------|-------------------------|--------|---|----------------|------|-------|-------|--------|-----------|-------|-------|--------|-----------|----------------|----------------|--|---|---|
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | | | |
| ABCD | B | Dy,Dx -(Ay),-(Ax) | *U*U* | e | - | - | - | - | - | - | - | - | - | - | - | - | $Dy_{10} + Dx_{10} + X \rightarrow D_{x10}$ $-(Ay)_{10} + -(Ax)_{10} + X \rightarrow -(Ax)_{10}$ | Add BCD source and extend bit to destination, BCD result | |
| ADD ⁴ | BWL | s,Dn Dn,d | ***** | e | s | s | s | s | s | s | s | s | s | s | s | s ⁴ | $s + Dn \rightarrow Dn$ $Dn + d \rightarrow d$ | Add binary (ADDI or ADDQ is used when source is #n. Prevent ADDQ with #n.L) | |
| ADDA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | $s + An \rightarrow An$ | Add address (.W sign-extended to .L) | |
| ADDI ⁴ | BWL | #n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | s | s | $#n + d \rightarrow d$ | Add immediate to destination | |
| ADDQ ⁴ | BWL | #n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | s | s | $#n + d \rightarrow d$ | Add quick immediate (#n range: 1 to B) | |
| ADDX | BWL | Dy,Dx -(Ay),-(Ax) | ***** | e | - | - | - | - | - | - | - | - | - | - | - | - | $Dy + Dx + X \rightarrow Dx$ $-(Ay) + -(Ax) + X \rightarrow -(Ax)$ | Add source and extend bit to destination | |
| AND ⁴ | BWL | s,Dn Dn,d | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s ⁴ | $s \text{ AND } Dn \rightarrow Dn$ $Dn \text{ AND } d \rightarrow d$ | Logical AND source to destination (ANDI is used when source is #n) | |
| ANDI ⁴ | BWL | #n,d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | s | s | $#n \text{ AND } d \rightarrow d$ | Logical AND immediate to destination | |
| ANDI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | s | s | $#n \text{ AND } CCR \rightarrow CCR$ | Logical AND immediate to CCR | |
| ANDI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | s | s | $#n \text{ AND } SR \rightarrow SR$ | Logical AND immediate to SR (Privileged) | |
| ASL | BWL | Dx,Dy | ***** | e | - | - | - | - | - | - | - | - | - | - | - | - | | Arithmetic shift Dy by Dx bits left/right | |
| ASR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | s | s | | Arithmetic shift Dy #n bits L/R (#n: 1 to B) | |
| Bcc | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | if cc true then address \rightarrow PC | Branch conditionally (cc table on back) (B or 16-bit \pm offset to address) | |
| BCHG | B L | Dn,d #n,d | ---*-- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | $\text{NOT}(\text{bit number of } d) \rightarrow Z$ $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then invert the bit in d | |
| BCLR | B L | Dn,d #n,d | ---*-- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | $\text{NOT}(\text{bit number of } d) \rightarrow Z$ $0 \rightarrow \text{bit number of } d$ | Set Z with state of specified bit in d then clear the bit in d | |
| BRA | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | address \rightarrow PC | Branch always (B or 16-bit \pm offset to addr) | |
| BSET | B L | Dn,d #n,d | ---*-- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $1 \rightarrow \text{bit } n \text{ of } d$ | Set Z with state of specified bit in d then set the bit in d | |
| BSR | BW ³ | address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | PC \rightarrow -(SP); address \rightarrow PC | Branch to subroutine (B or 16-bit \pm offset) | |
| BTST | B L | Dn,d #n,d | ---*-- | e ¹ | - | d | d | d | d | d | d | d | - | - | - | - | $\text{NOT}(\text{bit } n \text{ of } d) \rightarrow Z$ $\text{NOT}(\text{bit } \#n \text{ of } d) \rightarrow Z$ | Set Z with state of specified bit in d Leave the bit in d unchanged | |
| CHK | W | s,Dn | ---UUU | e | - | s | s | s | s | s | s | s | s | s | s | s | if $Dn < 0$ or $Dn > s$ then TRAP | Compare Dn with 0 and upper bound [s] | |
| CLR | BWL | d | -0100 | d | - | d | d | d | d | d | d | d | - | - | - | - | $0 \rightarrow d$ | Clear destination to zero | |
| CMP ⁴ | BWL | s,Dn | ----- | e | s ⁴ | s | s | s | s | s | s | s | s | s | s | s ⁴ | set CCR with $Dn - s$ | Compare Dn to source | |
| CMPA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | set CCR with $An - s$ | Compare An to source | |
| CMPI ⁴ | BWL | #n,d | ----- | d | - | d | d | d | d | d | d | d | - | - | s | s | set CCR with $d - \#n$ | Compare destination to #n | |
| CMPM ⁴ | BWL | (Ay)+,(Ax)+ | ----- | - | - | - | e | - | - | - | - | - | - | - | - | - | set CCR with $(Ax) - (Ay)$ | Compare (Ax) to (Ay); Increment Ax and Ay | |
| DBcc | W | Dn,address ² | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | if cc false then { $Dn-1 \rightarrow Dn$ if $Dn < -1$ then addr \rightarrow PC } | Test condition, decrement and branch (16-bit \pm offset to address) | |
| DIVS | W | s,Dn | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s | $\pm 32\text{bit } Dn / \pm 16\text{bit } s \rightarrow \pm Dn$ | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$ | |
| DIVU | W | s,Dn | ---*00 | e | - | s | s | s | s | s | s | s | s | s | s | s | $32\text{bit } Dn / 16\text{bit } s \rightarrow Dn$ | $Dn = [16\text{-bit remainder}, 16\text{-bit quotient}]$ | |
| EDR ⁴ | BWL | Dn,d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | s ⁴ | s ⁴ | $Dn \text{ XOR } d \rightarrow d$ | Logical exclusive OR Dn to destination | |
| EDRI ⁴ | BWL | #n,d | ---*00 | d | - | d | d | d | d | d | d | d | - | - | s | s | $\#n \text{ XOR } d \rightarrow d$ | Logical exclusive OR #n to destination | |
| EDRI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | s | s | $\#n \text{ XOR } CCR \rightarrow CCR$ | Logical exclusive OR #n to CCR | |
| EDRI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | s | s | $\#n \text{ XOR } SR \rightarrow SR$ | Logical exclusive OR #n to SR (Privileged) | |
| EXG | L | Rx,Ry | ----- | e | e | - | - | - | - | - | - | - | - | - | - | - | register \leftrightarrow register | Exchange registers (32-bit only) | |
| EXT | WL | Dn | ---*00 | d | - | - | - | - | - | - | - | - | - | - | - | - | $Dn.B \rightarrow Dn.W \mid Dn.W \rightarrow Dn.L$ | Sign extend (change .B to .W or .W to .L) | |
| ILLEGAL | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | PC \rightarrow -(SSP); SR \rightarrow -(SSP) | Generate Illegal Instruction exception | |
| JMP | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | - | - | $\uparrow d \rightarrow$ PC | Jump to effective address of destination | |
| JSR | | d | ----- | - | - | d | - | - | d | d | d | d | d | d | - | - | PC \rightarrow -(SP); $\uparrow d \rightarrow$ PC | push PC, jump to subroutine at address d | |
| LEA | L | s,An | ----- | - | e | s | - | - | s | s | s | s | s | s | s | s | $\uparrow s \rightarrow An$ | Load effective address of s to An | |
| LINK | | An,#n | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | $An \rightarrow -(SP)$; $SP \rightarrow An$; $SP + \#n \rightarrow SP$ | Create local workspace on stack (negative n to allocate space) | |
| LSL | BWL | Dx,Dy | ---*0* | e | - | - | - | - | - | - | - | - | - | - | - | - | | Logical shift Dy, Dx bits left/right | |
| LSR | W | #n,Dy | | d | - | - | - | - | - | - | - | - | - | - | s | s | | Logical shift Dy, #n bits L/R (#n: 1 to B) | |
| | W | d | | - | - | d | d | d | d | d | d | d | - | - | - | - | | Logical shift d 1 bit left/right (.W only) | |
| MOVE ⁴ | BWL | s,d | ---*00 | e | s ⁴ | e | e | e | e | e | e | e | e | e | s | s | s ⁴ | $s \rightarrow d$ | Move data from source to destination |
| MOVE | W | s,CCR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | s | s | $s \rightarrow CCR$ | Move source to Condition Code Register |
| MOVE | W | s,SR | ===== | s | - | s | s | s | s | s | s | s | s | s | s | s | s | $s \rightarrow SR$ | Move source to Status Register (Privileged) |
| MOVE | W | SR,d | ----- | d | - | d | d | d | d | d | d | d | - | - | - | - | $SR \rightarrow d$ | Move Status Register to destination | |
| MOVE | L | USP,An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | - | $USP \rightarrow An$ | Move User Stack Pointer to An (Privileged) | |
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | $An \rightarrow USP$ | Move An to User Stack Pointer (Privileged) | |

| Opcode | Size | Operand | CCR | Effective Address s=source, d=destination, e=either, i=displacement | | | | | | | | | | | | | Operation | Description | |
|--------------------|------|------------------------|-------|---|----|------|-------|-------|--------|-----------|-------|-------|--------|-----------|----|---|-----------------|--|--|
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | | | |
| MOVEA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | s | s → An | Move source to An (MOVE s,An use MOVEA) |
| MOVEM ⁴ | WL | Rn-Rn,d s,Rn-Rn | ----- | - | - | d | - | d | d | d | d | d | - | - | - | - | - | Registers → d s → Registers | Move specified registers to/from memory (W source is sign-extended to .L for Rn) |
| MOVEP | WL | Dn,(i,An) (i,An),Dn | ----- | s | - | - | - | - | d | - | - | - | - | - | - | - | - | Dn → (i,An)...(i+2,An)...(i+4,A, (i,An) → Dn...(i+2,An)...(i+4,A, | Move Dn to/from alternate memory bytes (Access only even or odd addresses) |
| MOVEQ ⁴ | L | #n,Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | s | #n → Dn | Move sign extended 8-bit #n to Dn | |
| MULS | W | s,Dn | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | s | s | ±16bit s * ±16bit Dn → ±Dn | Multiply signed 16-bit; result: signed 32-bit |
| MULU | W | s,Dn | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | s | s | 16bit s * 16bit Dn → Dn | Multiply unsig'd 16-bit; result: unsig'd 32-bit |
| NBCD | B | d | *U*U* | d | - | d | d | d | d | d | d | d | - | - | - | - | - | D - d ₁₀ - X → d | Negate BCD with eXtend, BCD result |
| NEG | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | - | D - d → d | Negate destination (2's complement) |
| NEGX | BWL | d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | - | D - d - X → d | Negate destination with eXtend |
| NOP | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | - | None | No operation occurs |
| NOT | BWL | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | - | - | NOT(d) → d | Logical NOT destination (1's complement) |
| OR ⁴ | BWL | s,Dn Dn,d | -**00 | e | - | s | s | s | s | s | s | s | s | s | s | s | s ⁴ | s OR Dn → Dn Dn OR d → d | Logical OR (ORI is used when source is #n) |
| ORI ⁴ | BWL | #n,d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | s | #n OR d → d | Logical OR #n to destination | |
| ORI ⁴ | B | #n,CCR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n OR CCR → CCR | Logical OR #n to CCR | |
| ORI ⁴ | W | #n,SR | ===== | - | - | - | - | - | - | - | - | - | - | - | - | s | #n OR SR → SR | Logical OR #n to SR (Privileged) | |
| PEA | L | s | ----- | - | - | s | - | - | s | s | s | s | s | s | s | s | s | ↑s → -(SP) | Push effective address of s onto stack |
| RESET | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | - | Assert RESET Line | Issue a hardware RESET (Privileged) |
| RDL | BWL | Dx,Dy | -**0* | e | - | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, Dx bits left/right (without X) |
| RDR | BWL | #n,Dy | -**0* | d | - | - | - | - | - | - | - | - | - | - | - | - | s | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| RDR | W | d | -**0* | - | - | d | d | d | d | d | d | d | - | - | - | - | - | | Rotate d l-bit left/right (W only) |
| RDXL | BWL | Dx,Dy | ***0* | e | - | - | - | - | - | - | - | - | - | - | - | - | - | | Rotate Dy, Dx bits L/R, X used then updated |
| RDXR | BWL | #n,Dy | ***0* | d | - | - | - | - | - | - | - | - | - | - | - | - | s | | Rotate Dy, #n bits left/right (#n: 1 to 8) |
| RDXR | W | d | ***0* | - | - | d | d | d | d | d | d | d | - | - | - | - | - | | Rotate destination l-bit left/right (W only) |
| RTE | | | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → SR; (SP)+ → PC | Return from exception (Privileged) |
| RTR | | | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → CCR; (SP)+ → PC | Return from subroutine and restore CCR |
| RTS | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | - | (SP)+ → PC | Return from subroutine |
| SBCD | B | Dy,Dx -(Ay),-(Ax) | *U*U* | e | - | - | - | - | - | - | - | - | - | - | - | - | - | Dx ₁₀ - Dy ₁₀ - X → Dx ₁₀ -(Ax) ₁₀ - (Ay) ₁₀ - X → -(Ax) ₁₀ | Subtract BCD source and eXtend bit from destination, BCD result |
| SCC | B | d | ----- | d | - | d | d | d | d | d | d | d | - | - | - | - | - | If cc is true then 1's → d else 0's → d | If cc true then d.B = 11111111 else d.B = 00000000 |
| STOP | | #n | ===== | - | - | - | - | - | - | - | - | - | - | - | - | - | s | #n → SR; STOP | Move #n to SR, stop processor (Privileged) |
| SUB ⁴ | BWL | s,Dn Dn,d | ***** | e | s | s | s | s | s | s | s | s | s | s | s | s | s ⁴ | Dn - s → Dn d - Dn → d | Subtract binary (SUBI or SUBQ used when source is #n. Prevent SUBQ with #n.L) |
| SUBA ⁴ | WL | s,An | ----- | s | e | s | s | s | s | s | s | s | s | s | s | s | s | An - s → An | Subtract address (W sign-extended to .L) |
| SUBI ⁴ | BWL | #n,d | ***** | d | - | d | d | d | d | d | d | d | - | - | - | - | s | d - #n → d | Subtract immediate from destination |
| SUBQ ⁴ | BWL | #n,d | ***** | d | d | d | d | d | d | d | d | d | - | - | - | - | s | d - #n → d | Subtract quick immediate (#n range: 1 to 8) |
| SUBX | BWL | Dy,Dx -(Ay),-(Ax) | ***** | e | - | - | - | - | e | - | - | - | - | - | - | - | - | Dx - Dy - X → Dx -(Ax) - (Ay) - X → -(Ax) | Subtract source and eXtend bit from destination |
| SWAP | W | Dn | -**00 | d | - | - | - | - | - | - | - | - | - | - | - | - | - | bits[31:16] ↔ bits[15:0] | Exchange the 16-bit halves of Dn |
| TAS | B | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | - | - | test d → CCR; 1 → bit7 of d | N and Z set to reflect d, bit7 of d set to 1 |
| TRAP | | #n | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | s | PC → -(SSP); SR → -(SSP); (vector table entry) → PC | Push PC and SR, PC set by vector table #n (#n range: 0 to 15) |
| TRAPV | | | ----- | - | - | - | - | - | - | - | - | - | - | - | - | - | - | If V then TRAP #7 | If overflow, execute an Overflow TRAP |
| TST | BWL | d | -**00 | d | - | d | d | d | d | d | d | d | - | - | - | - | - | test d → CCR | N and Z set to reflect destination |
| UNLK | | An | ----- | - | d | - | - | - | - | - | - | - | - | - | - | - | - | An → SP; (SP)+ → An | Remove local workspace from stack |
| | BWL | s,d | XNZVC | Dn | An | (An) | (An)+ | -(An) | (i,An) | (i,An,Rn) | abs.W | abs.L | (i,PC) | (i,PC,Rn) | #n | | | | |

| Condition Tests (+ DR, ! NOT, ⊕ XOR: ^u Unsigned, ^a Alternate cc) | | | | | |
|--|----------------|----------|----|------------------|--------------|
| cc | Condition | Test | cc | Condition | Test |
| T | true | 1 | VC | overflow clear | IV |
| F | false | 0 | VS | overflow set | V |
| HI ^a | higher than | !(C + Z) | PL | plus | !N |
| LS ^a | lower or same | C + Z | MI | minus | N |
| HS ^a , CC ^a | higher or same | !C | GE | greater or equal | !(N ⊕ V) |
| LD ^a , CS ^a | lower than | C | LT | less than | (N ⊕ V) |
| NE | not equal | !Z | GT | greater than | !(N ⊕ V) + Z |
| EQ | equal | Z | LE | less or equal | (N ⊕ V) + Z |

- An Address register (16/32-bit, n=0-7)
- Dn Data register (8/16/32-bit, n=0-7)
- Rn any data or address register
- s Source, d Destination
- e Either source or destination
- #n Immediate data, i Displacement
- BCD Binary Coded Decimal
- ↑ Effective address
- 1 Long only; all others are byte only
- 2 Assembler calculates offset
- 3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes
- 4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization
- SSP Supervisor Stack Pointer (32-bit)
- USP User Stack Pointer (32-bit)
- SP Active Stack Pointer (same as A7)
- PC Program Counter (24-bit)
- SR Status Register (16-bit)
- CCR Condition Code Register (lower 8-bits of SR)
- N negative, Z zero, V overflow, C carry, X extend
- * set according to operation's result, = set directly
- not affected, 0 cleared, 1 set, U undefined

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

Distributed under the GNU general public use license.

Last name: First name: Group:

ANSWER SHEET TO BE HANDED IN

Exercise 1

| Instruction | Memory | Register |
|----------------------------|--|------------------------------------|
| Example | \$005000 54 AF 00 40 E7 21 48 C0 | A0 = \$00005004 A1 = \$0000500C |
| Example | \$005008 C9 10 11 C8 D4 36 FF 88 | No change |
| MOVE.L #2943,4(A0) | \$005000 54 AF 18 B9 00 00 0B 7F | No change |
| MOVE.B \$5011,34(A2,D1.L) | \$005010 13 79 79 80 42 1A 2D 49 | No change |
| MOVE.W 18(A0),-24(A0,D2.W) | \$005000 01 80 18 B9 E7 21 48 C0 | No change |

Exercise 2

| Operation | Size (bits) | Result (hexadecimal) | N | Z | V | C |
|-------------------------|-------------|----------------------|---|---|---|---|
| \$5D + \$6F | 8 | \$CC | 1 | 0 | 1 | 0 |
| \$87654321 + \$ABCDEF00 | 32 | \$33333221 | 0 | 0 | 1 | 1 |

Exercise 3

| | |
|--|------------------------|
| Values of registers after the execution of the program. Use the 32-bit hexadecimal representation. | |
| D1 = \$00000002 | D3 = \$00000003 |
| D2 = \$00000002 | D4 = \$00000001 |

Exercise 4

```
GetStart    cmp.b    (a0)+,d0
            bne    GetStart

            subq.l #1,a0
            rts
```

```
GetEnd      move.l    d0,-(a7)

            move.b  (a0)+,d0

\loop      cmp.b    (a0)+,d0
            beq    \loop

            subq.l  #1,a0
            move.l  (a7)+,d0
            rts
```

```
SuccessiveCount move.l    a0,-(a7)

            jsr    GetStart
            move.l  a0,d0

            jsr    GetEnd
            suba.l  d0,a0
            move.l  a0,d0

            move.l  (a7)+,a0
            rts
```