# Final Exam S3 Computer Architecture

**Duration: 1 hr 30 min** 

Write answers only on the answer sheet.

Do not use a pencil or red ink.

## Exercise 1 (3 points)

Complete the table shown on the <u>answer sheet</u>. Write down the new values of the registers (except the **PC**) and memory that are modified by the instructions. <u>Use the hexadecimal representation</u>. <u>Memory and registers are reset to their initial values for each instruction</u>.

## Exercise 2 (2 points)

Complete the table shown on the <u>answer sheet</u>. Give the result of the additions and the values of the N, Z, V and C flags.

# Exercise 3 (4 points)

Let us consider the following program. Complete the table shown on the <u>answer sheet</u>.

```
Main
            move.l #$ff,d7
next1
            moveq.l #1,d1
            cmpi.w #$fe,d7
                    next2
            moveq.l #2,d1
next2
            moveq.l #1,d2
            cmpi.b #$fe,d7
                    next3
            ble
            moveq.l #2,d2
next3
            clr.l
                    d3
            move.l
                   #518,d0
loop3
            addq.l
                    #1,d3
            subq.b
                    #2,d0
            bne
                    loop3
                    d4
next4
            clr.l
            clr.l
                    d0
loop4
                    #1,d4
            addq.l
                    d0,loop4
            dbra
                                   : DBRA = DBF
```

Final Exam S3 1/10

## Exercise 4 (11 points)

All the questions in this exercise are independent. **Except for the output registers, none of the data or address registers must be modified when the subroutine returns.** A string of characters always ends with a null character (the value zero). For the whole exercise, we assume that the strings of characters are never empty (they contain at least one character different from the null character).

1. Write the **GetStart** subroutine that returns the address of the first occurrence of a character in a string.

<u>Input</u>: **A0.L** points to a string of characters.

**D0.B** holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **A0.L** points to the first occurrence of C in the string.

#### Be careful. The GetStart subroutine must contain 4 lines of instructions at the most.

2. Write the **GetEnd** subroutine that returns the address located right after the last character in a sequence of identical characters. We consider that a sequence of identical characters can be made up of either a single character or several identical characters.

<u>Input</u>: **A0.L** points to a non-null character in a string. We call this character C. Output:

- If the character that follows C is different from C, then **A0.L** will point to the character that follows C.
- If there are several C characters in a row, then **A0.L** will point to the character that follows the last C.

For instance, let us consider the following string: "Heeeellooooo Wooorld"

- If **A0.L** points to "H", the returned address will be that of the first "e".
- If **A0.L** points to the first "e", the returned address will be that of the first "l".
- If **A0.L** points to the first "l", the returned address will be that of the first "o".
- If **A0.L** points to the first "o", the returned address will be that of the space character.
- If **A0.L** points to "r", the returned address will be that of the last "l".
- If **A0.L** points to "d", the returned address will be that of the null character.

Be careful. The GetEnd subroutine must contain 12 lines of instructions at the most.

Final Exam S3 2/10

3. By using the **GetStart** and **GetEnd** subroutines, write the **SuccessiveCount** subroutine that counts the number of characters in a sequence of identical characters. Such a sequence is in a string. If several sequences based on the same character are in the string, only the first sequence must be taken into account.

<u>Input</u>: **A0.L** points to a string of characters.

**D0.B** holds the ASCII code of a character. We call this character C and we assume that it is in the string pointed to by **A0.L**.

Output: **D0.L** holds the number of C characters in a row from the first C.

For instance, let us consider that **A0.L** points to the following string: "Heeeellooooo Wooorld"

- If **D0.B** holds "H", the returned value will be 1.
- If **D0.B** holds "e", the returned value will be 4.
- If **D0.B** holds "l", the returned value will be 2.
- If **D0.B** holds "o", the returned value will be 5.
- If **D0.B** holds "W", the returned value will be 1.
- If **D0.B** holds "d", the returned value will be 1.

Be careful. The SuccessiveCount subroutine must contain 12 lines of instructions at the most.

Final Exam S3 3/10

Final Exam S3 4/10

	EAS	ASy68K Quick Reference v1.8 http://www.wowgwep.com/EASy68K.htm Copyright © 2004-2007 By: Chuck Kelly																
Section   Sect	Oocode	Size	Operand	CCR		Effe	ctive	Addres	<b>S</b> S=S	OUTCE.	d=destina	ition. e	=eithe	r. i=dis	olacemen	t	Doeration	Description
	-p																	DOUGH IP HOH
ADIT   SPI   LaDit   SPI   LaDit   SPI	ABCD	_	Dy.Dx		-	-	-	-	-	-	-	-	-	-	-	-		
ADMA   March	ADD <sup>4</sup>	BWL	s,Dn	****	_		S	S	S	S		S	S	S	S	<b>S</b> <sup>4</sup>	$s + Dn \rightarrow Dn$	Add binary (ADDI or ADDQ is used when
ADDIT   MIL   Flack	4 DD4 4	MI			_	-		_		-		-	-			-		
ADDIT   MIN   Find					_	В	_	_			_		_	S		-	599 1955 1955 1951 195	
ADIX   MID   D.   D.   ADIX   MID   D.   ADIX   MID		_			-	-	-	_	-		-	-	-	-				
Chyl-(As)						d	d	_		-			-			S		
Mil   Mil   All   Mil   All   Mil   All   Mil	AUUX	RMT			B	-	-									-		Add source and extend bit to destination
Dad	AND 4	ואום		-**00	-	-	-									_4		
ABI    Surf   Fact   Comment   Com	AND '	BWL		00		-				-								
Mod   M   Mark	ANDI 4	DWI		-**00	_	Ė	_	_	_	_	_	-	_					
MADI   M.		_			u	Ė	-	_					-			-		
Angle   Angl		_			-	ŀ	-	_								-		
## Arthwest shift O ## hister I/R (first text by the standard of the shift of the History) of the shift of the History of the shift of the History) of the shift of the History of the History of the shift of the History of the History of the shift of the History of the shift of the History of th					-	Ē	-									-		
Sec		DIAL				ľ	_						_					
Secondary   Sec	AUK	w			-	۱.				150			ч			-	<b>□</b>	
BCHG   B   Dnd	Rec		-		-	-	-					_		-	-	-		
BCHG   B   Dnd	000		0001000															
BCLR   B   D.D.d	BCHG	B L	Dn.d	*	ы	-	р	д	д	В	Н	Ь	В	-	-	-		
BELR   B	55.15	-			T	-			100					-	-	s		
Fig.	BCLR	B L		*	e <sup>l</sup>	-	_	_				_	_	-	-	-		
BRA					ď	-		*****		100	1000	100	d	-	-	S		
SET   B   L	BRA	BW <sup>3</sup>			-	-	-	_		-		-		-	-	-	100 mm - 100	Branch always (8 or 16-bit ± offset to addr)
Fig.				*	el	-	d	d	d	d	d	d	d	-	-	-		
BTST   B   L   Dnd					ď	-	d	d	d	d	d	d	d	-	-	S		
BTST   B   L   Dnd	BSR	BW3	address <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	-	-		Branch to subroutine (8 or 16-bit ± offset)
##.dd	BTST	ΒL	Dn,d	*	ы	-	d	d	Д	В	d	d	d	d	d	-		
Section   Compare   Comp					ď	-	d	d	d	р	d	d	d	d	d	S	NDT(bit #n of d ) $\rightarrow$ Z	
CMP	CHK	W	s,Dn	-*000	В	Ξ	S	S	S	S	S	S	S	S	S	S	if Dn<0 or Dn>s then TRAP	Compare On with D and upper bound (s)
CMPP4			d	-0100	d	-	d	d	р	р	d	d	d	-	-	-		Clear destination to zero
CMPI	CMP 4	BWL	s,Dn	_***	В	s <sup>4</sup>	S	S	S	S	S	S	S	S	S	s <sup>4</sup>	set CCR with Dn – s	Compare On to source
CMPM				_***	S	В	S	S	S	S	S	S	S	S	S			Compare An to source
DBCC   W   Dnaddress     -   -   -   -   -   -   -				_***	d	-	d	d	Д	р	d	d	р	-	-	S		Compare destination to #n
DIVS   W   S.Dn	CMPM 4	BWL	(Ay)+,(Ax)+	_***	-	-	-	В	-	-	-	-	-	ı		-	set CCR with (Ax) - (Ay)	
DIVIS   W   S.Dn	DBcc	W	Dn,addres <sup>2</sup>		-	-	-	-	-	-	-	-	-	-	•	-		
EDR	DIVS	W	s,Dn	-***0	В	-	S	S	S	S	S	S	S	S	S	S	±32bit Dn / ±16bit s → ±Dn	Dn= ( 16-bit remainder, 16-bit quotient )
EBRI		W	s,Dn	_		-	S	S	S	S	S	S	S	S	S	S	32bit On / 16bit s → On	Dn= ( 16-bit remainder, 16-bit quotient )
EDRI <sup>4</sup> W #n,SR =====	EDR <sup>4</sup>	BWL	Dn,d	-**00	В	-	d	d	р	d	d	d	d	-	-	s <sup>4</sup>	Dn XDR d $\rightarrow$ d	Logical exclusive DR On to destination
EDRI		BWL	#n,d	-**00	d	-	d	d	d	d	d	d	d	-	-	S	#n XDR d → d	Logical exclusive DR #n to destination
EXG		В			-	-	-	1-1	-	-	-	-	-	-	-	S		Logical exclusive DR #n to CCR
EXT		W		=====	-	-	-	-	-	-	-	-	-	1	ı	S	$\#_{\Pi}$ XDR SR $\rightarrow$ SR	
LLEGAL		L			_	В	-	-	-	-	-	-	-	-	-	-		
JMP		WL	Dn		d	-	-	-	-	-	-	-	-	-	-	-		
LEA   L   S.An     -   d   d   d   d   d   d   d					-	-	-	-	-			-	-	-		-		
LEA L S.An			d		-	-	d	-	-	d	d	d	d	d	d	-		
LINK    An,#n			d		-	-	d	-	-	d	d	d	d	d	d	-	$PC \rightarrow -(SP)$ ; $\uparrow d \rightarrow PC$	
LSL BWL DX,DY		L	s,An		-	В	S	-	-	S	S	S	S	S	Z	-		
LSL LSL W Hn,Dy W Hn,Dy W H,Dy	LINK		Ап,#п		-	-	-	-	-	-	-	-	-	-		-		
LSR #n,Dy	LSI	BWI	Dx.Dv	***0*	В	-	-	-	-	-	-	<u> </u>	-	-	-	-	X-	
MOVE   W   SR.d						-	_	-	-	-	-	-	_	-	-	S		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		W			-	-	d	d	р	В	р	р	Ь	-	-		0 → C	
MDVE         W         s,CCR         =====         s         -         s         <	MOVE 4			-**00	В	s <sup>4</sup>								S	S	s <sup>4</sup>	b ← s	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$					_	-	_											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		_			_	-	_							-		-		
MOVE L USP.An d USP $\rightarrow$ An Move User Stack Pointer to An (Privileged) An,USP - s An $\rightarrow$ USP Move An to User Stack Pointer (Privileged)					-	-	_	_				_	_			-		
An,USP   -   s   -   -   -   -   -   -   -   -		L			<u> </u>	d	<u> </u>		-	100.00		-		-	-	-		
					-		-	-	-	-	-	-	-	-		-		
		BWL		XNZVC	Dn		(An)	(An)+	-(An)	(i,An)	(i,An,Rn)	abs.W	abs.L	(i,PC)	(i,PC,Rn)	#n		

MDVEM	Move source to An (MDVE s,An use MDVEA) Move specified registers to/from memory (.W source is sign-extended to .L for Rn) Move Dn to/from alternate memory bytes (Access only even or odd addresses) Move sign extended 8-bit #n to Dn Multiply signed 16-bit; result: signed 32-bit Multiply unsig'd 16-bit; result: unsig'd 32-bit Multiply unsig'd 16-bit; result: unsig'd 32-bit Negate BCD with eXtend, BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (1's complement) Logical DR (ORI is used when source is #n) Logical DR #n to destination Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate Dy, Dx bits L/R, X used then updated
MDVEA↑   WL   S.An     S   B   S   S   S   S   S   S   S   S	Move specified registers to/from memory (.W source is sign-extended to .L for Rn)  Move Dn to/from alternate memory bytes (Access only even or odd addresses)  Move sign extended 8-bit #n to Dn  Multiply signed 16-bit; result: signed 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Negate BCD with eXtend. BCD result  Negate destination (2's complement)  Negate destination with eXtend  No operation occurs  Logical NDT destination (I's complement)  Logical DR  (DRI is used when source is #n)  Logical DR #n to destination  Logical DR #n to CCR  Logical DR #n to SR (Privileged)  Push effective address of s onto stack  Issue a hardware RESET (Privileged)  Rotate Dy, Dx bits left/right (without X)  Rotate Dy, #n bits left/right (#n: 1 to 8)  Rotate d 1-bit left/right (W only)
MDVEM*   WL   Rn-Rn,d     -   d   -   d   d   d   d	Move specified registers to/from memory (.W source is sign-extended to .L for Rn)  Move Dn to/from alternate memory bytes (Access only even or odd addresses)  Move sign extended 8-bit #n to Dn  Multiply signed 16-bit; result: signed 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Negate BCD with eXtend. BCD result  Negate destination (2's complement)  Negate destination with eXtend  No operation occurs  Logical NDT destination (I's complement)  Logical DR  (DRI is used when source is #n)  Logical DR #n to destination  Logical DR #n to CCR  Logical DR #n to SR (Privileged)  Push effective address of s onto stack  Issue a hardware RESET (Privileged)  Rotate Dy, Dx bits left/right (without X)  Rotate Dy, #n bits left/right (#n: 1 to 8)  Rotate d 1-bit left/right (W only)
S.Rn-Rn	(.W source is sign-extended to .L for Rn) Move Dn to/from alternate memory bytes (Access only even or odd addresses) Move sign extended 8-bit #n to Dn Multiply signed 16-bit; result: signed 32-bit Multiply unsig'd 16-bit; result: unsig'd 32-bit Multiply unsig'd 16-bit; result: unsig'd 32-bit Negate BCD with eXtend. BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (I's complement) Logical DR (ORI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
MDVEP   WL   Dn,(iAn)   Dn,(iAn)   Dn,(iAn)   Dn,(iAn)   Dn,(i+2An),(i+4A.	Move Dn to/from alternate memory bytes (Access only even or odd addresses)  Move sign extended 8-bit #n to Dn  Multiply signed 16-bit; result: signed 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Negate BCD with eXtend. BCD result  Negate destination (2's complement)  Negate destination with eXtend  No operation occurs  Logical NDT destination (1's complement)  Logical DR  (DRI is used when source is #n)  Logical DR #n to destination  Logical DR #n to CCR  Logical DR #n to SR (Privileged)  Push effective address of s onto stack  Issue a hardware RESET (Privileged)  Rotate Dy, Dx bits left/right (without X)  Rotate Dy, #n bits left/right (#n: 1 to 8)  Rotate d 1-bit left/right (W only)
(i,An),Dn	(Access only even or odd addresses)  Move sign extended 8-bit #n to Dn  Multiply signed 16-bit; result: signed 32-bit  Multiply unsig'd 16-bit; result: unsig'd 32-bit  Negate BCD with eXtend. BCD result  Negate destination (2's complement)  Negate destination with eXtend  No operation occurs  Logical NDT destination (I's complement)  Logical DR  (DRI is used when source is #n)  Logical DR #n to destination  Logical DR #n to CCR  Logical DR #n to SR (Privileged)  Push effective address of s onto stack  Issue a hardware RESET (Privileged)  Rotate Dy, Dx bits left/right (without X)  Rotate Dy, #n bits left/right (#n: 1 to 8)  Rotate d 1-bit left/right (W only)
MDVEQ	Move sign extended 8-bit #n to Dn Multiply signed 16-bit; result: signed 32-bit Multiply unsig'd 16-bit; result: unsig'd 32-bit Negate BCD with eXtend. BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (I's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
MULU W s,Dn	Multiply signed 16-bit: result: signed 32-bit Multiply unsig'd 16-bit: result: unsig'd 32-bit Negate BCD with eXtend, BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NOT destination (1's complement) Logical DR (ORI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical OR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: I to B) Rotate d 1-bit left/right (W only)
MULU         W s,Dn         -**00 ls         s	Multiply unsig'd 16-bit; result: unsig'd 32-bit Negate BCD with eXtend. BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (1's complement) Logical DR (ORI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
NBCD         B         d         *U*U*         d         -         d	Negate BCD with eXtend. BCD result Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (I's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
NEG   BWL   d	Negate destination (2's complement) Negate destination with eXtend No operation occurs Logical NDT destination (1's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (.W only)
NEGX         BWL         d         ******         d <t< td=""><td>Negate destination with eXtend No operation occurs Logical NDT destination (I's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)</td></t<>	Negate destination with eXtend No operation occurs Logical NDT destination (I's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
NDP          -         -         -         -         -         -         -         NDT (d) → d           NDT         BWL d         -**00 d         -         d         d         d         d         d         -         -         NDT(d) → d           DR 4         BWL s,Dn         -**00 g         -         s         s         s         s         s         s         s         g         g         g         DN	No operation occurs Logical NDT destination (I's complement) Logical DR (ORI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
NDT         BWL         d         -**00         d	Logical NDT destination (I's complement) Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
DR   BWL   S,Dn   -**00   B   -   S   S   S   S   S   S   S   S   S	Logical DR (DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (.W only)
Dn.d	(DRI is used when source is #n) Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (.W only)
DRI	Logical DR #n to destination Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
DRI	Logical DR #n to CCR Logical DR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
DRI	Logical OR #n to SR (Privileged) Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
PEA       L       s        -       s       s       s       s       s       -       ↑s → -(SP)         RESET        -	Push effective address of s onto stack Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
RESET	Issue a hardware RESET (Privileged) Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (W only)
RDL RDR W d	Rotate Dy, Dx bits left/right (without X) Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (.W only)
ROR #n.Dy	Rotate Dy, #n bits left/right (#n: 1 to 8) Rotate d 1-bit left/right (.W only)
RDXL BWL Dx.Dy	Rotate d 1-bit left/right (.W only)
RDXL BWL Dx.Dy	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Kntate IIV   Iy hits   / K   X used then undated
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	
RTE	Rotate Dy, #n bits left/right (#n: 1 to 8)
	Rotate destination 1-bit left/right (.W only)
	Return from exception (Privileged)
	Return from subroutine and restore CCR
	Return from subroutine
	Subtract BCD source and eXtend bit from
	destination, BCD result
	If cc true then d.B = 111111111
b (€ s'E gala	else d.B = 00000000
STDP	Move #n to SR, stop processor (Privileged)
SUB 4 BWL s,Dn	Subtract binary (SUBI or SUBQ used when
	source is #n. Prevent SUBQ with #n.L)
	Subtract address (.W sign-extended to .L)
	Subtract immediate from destination
	Subtract quick immediate (#n range: 1 to 8)
	Subtract source and eXtend bit from
-(Ay)(Ax)   -   -   -   B   -   -   -   -   -   -	destination
SWAP W Dn -**00 d bits[3f:16] ← → bits[15:0]	Exchange the 16-bit halves of Dn
TAS B d $-**00$ d - d d d d d test d $\rightarrow$ CCR: 1 $\rightarrow$ bit7 of d	N and Z set to reflect d, bit7 of d set to 1
TRAP #n z PC→-(SSP);SR→-(SSP):	Push PC and SR, PC set by vector table #n
(vector table entry) → PC	(#n range: 0 to 15)
TRAPV	If overflow, execute an Overflow TRAP
	N and Z set to reflect destination
BWL s,d XNZVC On An (An) (An)+ -(An) (i,An) (i,An,Rn) abs.W abs.L (i,PC) (i,PC,Rn) #n	Remove local workspace from stack

Condition Tests (+ DR, ! NOT, ⊕ XDR; " Unsigned, <sup>a</sup> Alternate cc )						
CC	Condition	Test	CC	Condition	Test	
T	true	1	۷C	overflow clear	١٧	
F	false	0	ΛZ	overflow set	٧	
HI <sup>u</sup>	higher than	!(C + Z)	PL	plus	!N	
T2n	lower or same	C + Z	MI	minus	N	
HZ", CC®	higher or same	!C	GE	greater or equal	!(N ⊕ V)	
LO", CS®	lower than	C	LT	less than	(N ⊕ V)	
NE	not equal	<b>!</b> Z	GT	greater than	$![(N \oplus V) + Z]$	
EQ	equal	2	LE	less or equal	$(N \oplus V) + Z$	

Revised by Peter Csaszar, Lawrence Tech University – 2004-2006

An Address register (16/32-bit, n=0-7)
On Data register (8/16/32-bit, n=0-7)

Rn any data or address register

s Source, d Destination

e Either source or destination

#n Immediate data, i Displacement

BCD Binary Coded Decimal

↑ Effective address

Long only; all others are byte only

Assembler calculates offset

SSP Supervisor Stack Pointer (32-bit)

USP User Stack Pointer (32-bit)

SP Active Stack Pointer (same as A7)

PC Program Counter (24-bit)

SR Status Register (16-bit)

CCR Condition Code Register (lower 8-bits of SR)

N negative, Z zero, V overflow, C carry, X extend

\* set according to operation's result = set directly

\* set according to operation's result, ≡ set directly - not affected, O cleared, 1 set, U undefined

3 Branch sizes: .B or .S -128 to +127 bytes, .W or .L -32768 to +32767 bytes

4 Assembler automatically uses A, I, Q or M form if possible. Use #n.L to prevent Quick optimization

Distributed under the GNU general public use license.

Last name: ...... Group: ...... Group:

## ANSWER SHEET TO BE HANDED IN

# Exercise 1

Instruction	Memory	Register
Example	\$005000 54 AF <b>00 40</b> E7 21 48 C0	A0 = \$00005004 A1 = \$0000500C
Example	\$005008 C9 10 11 C8 D4 36 <b>FF</b> 88	No change
MOVE.L #2943,4(A0)		
MOVE.B \$5011,34(A2,D1.L)		
MOVE.W 18(A0),-24(A0,D2.W)		

## Exercise 2

Operation	Size (bits)	Result (hexadecimal)	N	Z	V	С
\$5D + \$6F	8					
\$87654321 + \$ABCDEF00	32					

## Exercise 3

Values of registers after the execution of the program.  Use the 32-bit hexadecimal representation.				
<b>D1</b> = \$	<b>D3</b> = \$			
<b>D</b> 2 = \$	<b>D4</b> = \$			

<u>xercise 4</u>			
GetStart			

	Computer Architecture – EPITA – S3 – 2022/2023
GetEnd	

	Computer Architecture – EPITA – S3 – 2022/2023
SuccessiveCount	