# Final Exam S2 Computer Architecture

**Duration: 1 hr 30 min** 

Answer on the answer sheet <u>only</u>.

Do not show any calculation unless you are explicitly asked.

Do not use a pencil or red ink.

#### Exercise 1 (4.5 points)

The table shown on the <u>answer sheet</u> gives the sequence of a counter we want to design. This counter should be made up of D flip-flops.

- 1. Complete the table shown on the answer sheet.
- 2. Write down the most simplified expressions of D for each flip-flop. Complete the Karnaugh maps for the solutions that are not obvious (circles included). An obvious solution does not have any logical operations apart from the complement (for instance: D0 = 1,  $D1 = \overline{Q0}$ ). If possible, simplify with the exclusive OR operator.

#### Exercise 2 (4 points)

A microprocessor system includes a ROM device, a RAM device and two peripheral devices (**P1** and **P2**). The capacities (in bits) of these devices are 4 Mib, 64 Kib, 8 Kib and 1 Kib respectively. The microprocessor has a 24-bit address bus (the address bits are numbered from *A0* to *A23* and *A0* is the least significant bit). All the components have an 8-bit data bus. The ROM must be located in the lowest part of the memory space, followed by the RAM, **P1** and **P2**.

Calculate the size of the address buses for each device.

#### For the following questions, the linear-decoding technique must be used.

- 2. Which address bits are required to select the devices?
- 3. Write down an expression for each output of the address decoder. Take the *AS* signal (Address Strobe) into account.
- 4. Give the lowest and highest addresses for each device. (Use the 6-digit hexadecimal representation.)

### Exercise 3 (4 points)

- 1. Wire the flip-flops (<u>figure 1</u>) in order to design a **modulo-13 asynchronous down counter**.
- 2. Wire the flip-flops (<u>figure 2</u>) in order to design a **modulo-4 synchronous up counter**.

Final Exam S2 1/5

#### Exercise 4 (4 points)

- 1. Convert the numbers given on the <u>answer sheet</u> into their **single-precision** IEEE-754 representations. Write down the final result in its **binary form** and specify the three fields.
- 2. Convert the **double-precision** IEEE-754 words given on the <u>answer sheet</u> into their associated representations. If a representation is a number, use the base-10 following form:  $k \times 2^n$  where k and n are integers (either positive or negative).

## Exercise 5 (3.5 points)

Answer the questions on the <u>answer sheet</u>.

Final Exam S2 2/5

Family name: First nam			irst name	e: Group:								
						ER SHEE						
<u>Exercise</u>	<u>• 1</u>											
1.						2.						
Q2	Q1	Q0	D2	D1	D0					Q0		1
1	1	1					D0	00	01	11	10	1
1	0	1				Q2	0					-
1	0	0					1					]
0	1	1					<b>D0</b> =					
0	1	0										
0	0	1										
0	0	0										
			Q1	Ο0					01	. <b>Q</b> 0		
	D1	00	01	11	10		<b>D</b> 2	00	01	11	10	]
	0						0					-
	Q2 1					Q2	1					
		<b>!</b>				'						_
	D1 :	=					<b>D</b> 2 =					
<u>Exercise</u>	a 2											
						2 D	evice-s	selectio	n hits:			
	1. ROM:			2. 2.	evice c	refectio	11 0115.					
	RAM:											
]	P1:											
]	P2:											
	$CS_{ROM} =$					$CS_{P1} =$						
(	$CS_{RAM} =$					$CS_{P2} =$						
4.												
De	Device Lowest Address					H	Iighest	Addre	ess			
RO	OM											
R.A	AM											
F	21											
P	2											

Final Exam S2 3/5

## Exercise 3




Figure 1




Figure 2

## Exercise 4

1.

Number	S	E	M
428			
51.078125			

2.

IEEE-754 Representation	Associated Representation
435400000000000016	
001010000000000016	

Final Exam S2 4/5

## Exercise 5

Question about memory devices	Answer
How can we connect memory devices in order to enlarge the depth?	
A memory has a width of 4 bits and a capacity of 64 KiB. How many address lines does this memory have?	
A memory has an 8-bit data bus and a 15-bit address bus. In a power of two, what is the capacity in bits of this memory?	
An <b>M1</b> memory has an 8-bit data bus and a 16-bit address bus. Two <b>M1</b> memories are connected in series to build an <b>M2</b> memory. What is the size of the address bus of the <b>M2</b> memory?	

of the M2 memory:		
Feel free to use the blank space below if you need to:		

Final Exam S2 5/5